Interrupt Exception Handling Vector Table; Table 5.2 Interrupt Sources, Vector Address Offsets, And Interrupt Priority - Renesas H8SX/1500 Series Hardware Manual

32-bit cisc microcomputer
Hide thumbs Also See for H8SX/1500 Series:
Table of Contents

Advertisement

5.5

Interrupt Exception Handling Vector Table

Table 5.2 lists interrupt exception handling sources, vector address offsets, and interrupt priority.
In the default priority order, a lower vector number corresponds to a higher priority. When
interrupt control mode 2 is set, priority levels can be changed by setting the IPR contents. The
priority for interrupt sources allocated to the same level in IPR follows the default priority, that is,
they are fixed.
Table 5.2
Interrupt Sources, Vector Address Offsets, and Interrupt Priority
Classification Interrupt Source
External pin
NMI
IRQ0
IRQ1
IRQ2
IRQ3
IRQ4
IRQ5
IRQ6
IRQ7
IRQ8
IRQ9
IRQ10
IRQ11
IRQ12
IRQ13
IRQ14
Reserved for system use
WDT
WOVI
Reserved for system use
Vector
Vector
Address
1
Number
Offset*
7
H'001C
64
H'0100
65
H'0104
66
H'0108
67
H'010C
68
H'0110
69
H'0114
70
H'0118
71
H'011C
72
H'0120
73
H'0124
74
H'0128
75
H'012C
76
H'0130
77
H'0134
78
H'0138
79
H'013C
80
H'0140
81
H'0144
82
H'0148
83
H'014C
84
H'0150
85
H'0154
Section 5 Interrupt Controller
IPR
Priority
High
IPRA14 to IPRA12
IPRA10 to IPRA8
IPRA6 to IPRA4
IPRA2 to IPRA0
IPRB14 to IPRB12
IPRB10 to IPRB8
IPRB6 to IPRB4
IPRB2 to IPRB0
IPRC14 to IPRC12
IPRC10 to IPRC8
IPRC6 to IPRC4
IPRC2 to IPRC0
IPRD14 to IPRE12
IPRD10 to IPRD8
IPRD6 to IPRD4
IPRE10 to IPRE8
Low
Rev. 3.00 Mar. 14, 2006 Page 105 of 804
DMAC
Activation
REJ09B0104-0300

Advertisement

Table of Contents
loading

Table of Contents