A Single Tigersharc Processor Boots Other Processors - Analog Devices ADSP-TS101 TigerSHARC Hardware Reference Manual

Table of Contents

Advertisement

Booting
ADSP-TS101
(S0, MASTER)
ADSP-TS101
(S1, SLAVE)
ADSP-TS101
(S7, SLAVE)
Figure 10-5. Alternating Booting from an EPROM

A Single TigerSHARC Processor Boots Other Processors

In this scenario, one TigerSHARC processor is booted, which then boots
the other processors. In order to boot this single TigerSHARC processor
from the EPROM, only the
=
is connected to the chip select of the EPROM. All other pro-
ID2–0
000
cessors should have their
-up resistor, which configures them for host booting. Leaving all the other
10-28
ADDR31-0
DATA63-0
RD
ACK
BMS
ADDR31-0
DATA63-0
RD
ACK
BMS
ADDR31-0
DATA63-0
RD
ACK
BMS
pin of the TigerSHARC processor with
BMS
signals connected to V
BMS
ADSP-TS101 TigerSHARC Processor
ADDR
ADDR23-0
DATA
DATA7-0
RD
8-BIT
CS
EPROM
through a pull-
DD_IO
Hardware Reference

Advertisement

Table of Contents
loading

Table of Contents