Link Interrupts ........................................................................ 4-5
DMA Interrupts ...................................................................... 4-5
Emulation Debug .................................................................. 4-10
ILAT Register ........................................................................ 4-11
IMASK Register .................................................................... 4-12
PMASK Register ................................................................... 4-13
Interrupt Service ......................................................................... 4-14
Exceptions .................................................................................. 4-23
Bus Width ............................................................................. 5-14
Pipelined Protocol ................................................................. 5-15
ADSP-TS101 TigerSHARC Processor
Hardware Reference
ix