Register J31 - Jstat; Register K31 - Kstat; Sequencer Register Groups - Analog Devices ADSP-TS101 TigerSHARC Hardware Reference Manual

Table of Contents

Advertisement

Register J31 – JSTAT
The
status register records the state of the
JSTAT
result of various
ister can be referred to as
arithmetic, logical, or function operation —
zero. See the IALU chapter of the ADSP-TS101 TigerSHARC Processor
Programming Reference.
Table 2-7. JSTAT Register Bit Descriptions
Bits
Name
0
JZ
1
JN
2
JV
3
JC
31 – 4
Reserved
Register K31 – KSTAT
The
status register records the state of the
KSTAT
cal to
except for the bits names. As a Ureg,
JSTAT
register 31 (
K31

Sequencer Register Groups

All sequencer registers (including the
single-word access only.
The 32-bit register group 0x1A is dedicated to sequencer registers, inter-
rupt control, and status registers. See Table 2-8.
ADSP-TS101 TigerSHARC Processor
Hardware Reference
instructions. When being written to, the
IALU
. When used as an operand in an IALU
J31
Definition
J-IALU zero
J-IALU negative
J-IALU overflow
J-IALU carry
Reserved
) in the
register group.
K-IALU
Memory and Register Map
flags and is updated as a
c
and
J31
K31
K-IALU
KSTAT
address range) are accessible by
BTB
reg-
JSTAT
are treated as
flags and is identi-
is mapped as
2-15

Advertisement

Table of Contents
loading

Table of Contents