Table of Contents
Advertisement
Register Access Features
Interrupt Vector Table Register Groups
The 32-bit register groups 0x38 and 0x39 are dedicated to interrupt con-
trol—see Table 2-9, Table 2-10 and "Interrupt Vector Table" on
page 4-2.
Table 2-9. Interrupt Vector Table (IVT) for Group 0x38
Register Name Register Type
Timer #0 low priority 0x180702
IVTIMER0LP
Timer #1 low priority 0x180703
IVTIMER1LP
Link #0 Reg
IVLINK0
Link #1 Reg
IVLINK1
Link #2 Reg
IVLINK2
Link #3 Reg
IVLINK3
DMA #0 Reg
IVDMA0
DMA #1 Reg
IVDMA1
DMA #2 Reg
IVDMA2
DMA #3 Reg
IVDMA3
DMA #4 Reg
IVDMA4
DMA #5 Reg
IVDMA5
DMA #6 Reg
IVDMA6
DMA #7 Reg
IVDMA7
DMA #8 Reg
IVDMA8
DMA #9 Reg
IVDMA9
DMA #10 Reg
IVDMA10
2-20
Direct Memory Address Reset Value
0x180706
0x180707
0x180708
0x180709
0x18070E
0x18070F
0x180710
0x180711
0x180716
0x180717
0x180718
0x180719
0x18071D
0x18071E
0x18071F
ADSP-TS101 TigerSHARC Processor
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Hardware Reference
Advertisement
Table of Contents
