Self-Refresh (SREF) Command ............................................. 6-42
DIRECT MEMORY ACCESS
Cluster Bus Transfers ............................................................... 7-7
AutoDMA Transfers ................................................................ 7-9
Link Transfers ......................................................................... 7-9
Two-Dimensional DMA ........................................................ 7-10
Chained DMA ...................................................................... 7-11
DMA Architecture ...................................................................... 7-11
DMAR I/O Pins ................................................................... 7-12
Terminology ......................................................................... 7-13
DMA Channel Control ......................................................... 7-15
Transfer Control Block (TCB) Registers ............................ 7-15
DIx Register ................................................................. 7-16
DXx Register ................................................................ 7-17
DYx Register ................................................................ 7-17
DPx Register ................................................................ 7-18
DMA Status Register (DSTAT/DSTATC) .............................. 7-23
xii
ADSP-TS101 TigerSHARC Processor
Hardware Reference
Need help?
Do you have a question about the ADSP-TS101 TigerSHARC and is the answer not in the manual?
Questions and answers