ST STM32F301 6 Series Reference Manual page 776

Universal synchronous/asynchronous receiver transmitter (USART/UART)
Bit 12 EOBCF: End of block clear flag
Note: If the USART does not support smartcard mode, this bit is reserved and must be kept
Bit 11 RTOCF: Receiver timeout clear flag
Note: If the USART does not support the Receiver timeout feature, this bit is reserved and
Bit 10 Reserved, must be kept at reset value.
Bit 9 CTSCF: CTS clear flag
Note: If the hardware flow control feature is not supported, this bit is reserved and must be
Bit 8 LBDCF: LIN break detection clear flag
Note: If LIN mode is not supported, this bit is reserved and must be kept at reset value.
Bit 7 TCBGTCF: Transmission completed before guard time clear flag
Note: If the USART does not support smartcard mode, this bit is reserved and forced by
Bit 6 TCCF: Transmission complete clear flag
Bit 5 Reserved, must be kept at reset value.
Bit 4 IDLECF: Idle line detected clear flag
Bit 3 ORECF: Overrun error clear flag
Bit 2 NCF: Noise detected clear flag
Bit 1 FECF: Framing error clear flag
Bit 0 PECF: Parity error clear flag
776/874
Writing 1 to this bit clears the EOBF flag in the USART_ISR register.
at reset value. Please refer to
Writing 1 to this bit clears the RTOF flag in the USART_ISR register.
must be kept at reset value. Please refer to
page 714.
Writing 1 to this bit clears the CTSIF flag in the USART_ISR register.
kept at reset value. Please refer to
Writing 1 to this bit clears the LBDF flag in the USART_ISR register.
Please refer to Section 26.4: USART implementation on page
Writing 1 to this bit clears the TCBGT flag in the USART_ISR register.
hardware to 0. Please refer to
Writing 1 to this bit clears the TC flag in the USART_ISR register.
Writing 1 to this bit clears the IDLE flag in the USART_ISR register.
Writing 1 to this bit clears the ORE flag in the USART_ISR register.
Writing 1 to this bit clears the NF flag in the USART_ISR register.
Writing 1 to this bit clears the FE flag in the USART_ISR register.
Writing 1 to this bit clears the PE flag in the USART_ISR register.
Section 26.4: USART implementation on page
Section 26.4: USART implementation on
Section 26.4: USART implementation on page
Section 26.4: USART implementation on page
RM0366 Rev 5
RM0366
714.
714.
714.
714).