ST STM32F301 6 Series Reference Manual page 445

RM0366
Figure 174. Capture/Compare channel (example: channel 1 input stage)
TI1
Filter
f
downcounter
DTS
ICF[3:0]
TIMx_CCMR1
The output stage generates an intermediate waveform which is then used for reference:
OCxRef (active high). The polarity acts at the end of the chain.
Input mode
CC1S[1]
CC1S[0]
IC1PS
CC1E
CC1G
TIMx_EGR
TI1F_Rising
TI1F Edge
TI1F_Falling
detector
CC1P/CC1NP
TIMx_CCER
TI2F_Rising
(from channel 2)
TI2F_Falling
(from channel 2)
Figure 175. Capture/Compare channel 1 main circuit
APB Bus
MCU-peripheral interface
Capture/compare preload register
Capture
compare shadow register
Counter
RM0366 Rev 5
TI1F_ED
To the slave mode controller
0
TI1FP1
1
TI2FP1
TRC
(from slave mode
controller)
0
1
16/32-bit
Compare
transfer
Comparator
CNT>CCR1
CNT=CCR1
General-purpose timer (TIM2)
01
IC1 Divider
10
/1, /2, /4, /8
11
CC1S[1:0] ICPS[1:0]
CC1E
TIMx_CCER
TIMx_CCMR1
Output mode
CC1S[1]
CC1S[0]
OC1PE
UEV
TIMx_CCMR1
(from time
base unit)
IC1PS
MS33115V1
OC1PE
MSv63030V1
445/874
495