ST STM32F301 6 Series Reference Manual page 495

RM0366
Register
Offset
name
TIMx_CNT
0x24
Reset value 0
TIMx_PSC
0x28
Reset value
TIMx_ARR
0x2C
Reset value 1
0x30
TIMx_CCR1
0x34
Reset value 0
TIMx_CCR2
0x38
Reset value 0
TIMx_CCR3
0x3C
Reset value 0
TIMx_CCR4
0x40
Reset value 0
0x44
TIMx_DCR
0x48
Reset value
TIMx_DMAR
0x4C
Reset value
Refer to
Table 66. TIM2 register map and reset values (continued)
0 0 0 0 0 0 0 0
1 1 1 1 1 1 1 1
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
Section 2.2 on page 40
CNT[30:0]
0 0 0 0 0 0 0 0 0
0 0
ARR[31:0]
1 1 1 1 1 1 1 1 1
Reserved
CCR1[31:0]
0 0 0 0 0 0 0 0 0
CCR2[31:0]
0 0 0 0 0 0 0 0 0
CCR3[31:0]
0 0 0 0 0 0 0 0 0
CCR4[31:0]
0 0 0 0 0 0 0 0 0
Reserved
0 0
for the register boundary addresses.
RM0366 Rev 5
General-purpose timer (TIM2)
0 0 0 0 0 0 0 0
PSC[15:0]
0 0 0 0 0 0 0 0
1 1 1 1 1 1 1 1
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
DBL[4:0]
0 0 0 0 0
DMAB[15:0]
0 0 0 0 0 0 0 0
0 0 0 0 0 0
0 0 0 0 0 0
1 1 1 1 1 1
0 0 0 0 0 0
0 0 0 0 0 0
0 0 0 0 0 0
0 0 0 0 0 0
DBA[4:0]
0 0 0 0 0
0 0 0 0 0 0
495/874
495