Advertisement
Embedded flash memory
3.5
Flash register description
The flash memory registers must be accessed by 32-bit words (half-word and byte
accesses are not allowed).
3.5.1
Flash access control register (FLASH_ACR)
Address offset: 0x00
Reset value: 0x0000 0030
31
30
29
Res.
Res.
Res.
Res.
15
14
13
Res.
Res.
Res.
Res.
Bits 31:6 Reserved, must be kept at reset value.
3.5.2
Flash key register (FLASH_KEYR)
Address offset: 0x04
Reset value: 0xXXXX XXXX
These bits are all write-only and return a 0 when read.
31
30
29
w
w
w
15
14
13
w
w
w
58/874
28
27
26
25
Res.
Res.
Res.
12
11
10
9
Res.
Res.
Res.
Bit 5 PRFTBS: Prefetch buffer status
This bit provides the status of the prefetch buffer.
0: Prefetch buffer is disabled
1: Prefetch buffer is enabled
Bit 4 PRFTBE: Prefetch buffer enable
0: Prefetch is disabled
1: Prefetch is enabled
Bit 3 HLFCYA: Flash half cycle access enable
0: Half cycle is disabled
1: Half cycle is enabled
Bits 2:0 LATENCY[2:0]: Latency
These bits represent the ratio of the HCLK period to the Flash access time.
000: Zero wait state, if 0 < HCLK ≤ 24 MHz
001: One wait state, if 24 MHz < HCLK ≤ 48 MHz
010: Two wait states, if 48 < HCLK ≤ 72 MHz
28
27
26
25
w
w
w
w
12
11
10
9
w
w
w
w
24
23
22
Res.
Res.
Res.
8
7
6
PRFT
Res.
Res.
Res.
24
23
22
FKEYR[31:16]
w
w
w
8
7
6
FKEYR[15:0]
w
w
w
RM0366 Rev 5
21
20
19
18
Res.
Res.
Res.
Res.
5
4
3
2
PRFT
HLF
BS
BE
CYA
r
rw
rw
rw
21
20
19
18
w
w
w
w
5
4
3
2
w
w
w
w
RM0366
17
16
Res.
Res.
1
0
LATENCY[2:0]
rw
rw
17
16
w
w
1
0
w
w
Advertisement
Need help?
Do you have a question about the STM32F301 6 Series and is the answer not in the manual?