Advanced-control timer (TIM1)
Timerclock = CK_CNT
Counter register
Counter overflow
Update event (UEV)
Update interrupt flag
Timerclock = CK_CNT
Counter register
Counter overflow
Update event (UEV)
Update interrupt flag
338/874
Figure 95. Counter timing diagram, internal clock divided by 1
CK_PSC
CNT_EN
31
(UIF)
Figure 96. Counter timing diagram, internal clock divided by 2
CK_PSC
CNT_EN
0034
(UIF)
RM0366 Rev 5
32
33
34 35 36
00
0035
0036
01
02
03
04
05
0000
0001
0002
RM0366
06
07
MS31078V2
0003
MS31079V2
Need help?
Do you have a question about the STM32F301 6 Series and is the answer not in the manual?