ST STM32F301 6 Series Reference Manual page 291

RM0366
13.9.8 DAC register map
Table 47
Register
Offset
name
DAC_CR
0x00
Reset value
DAC_
SWTRIGR
0x04
Reset value
DAC_
DHR12R1
0x08
Reset value
DAC_
DHR12L1
0x0C
Reset value
DAC_
DHR8R1
0x10
Reset value
DAC_DOR1
0x2C
Reset value
DAC_SR
0x34
Reset value
Refer to
summarizes the DAC registers.
Table 47. DAC register map and reset values
Section 2.2 on page 40
0 0
for the register boundary addresses.
RM0366 Rev 5
Digital-to-analog converter (DAC1)
0 0 0 0 0 0 0 0
DACC1DHR[11:0]
0 0 0 0 0 0
DACC1DHR[11:0]
0 0 0 0 0 0 0 0
DACC1DHR[7:0]
0 0
DACC1DOR[11:0]
0 0 0 0 0 0
0
0 0 0 0 0 0
0
0 0 0 0 0 0
0 0
0 0 0 0 0 0
0 0 0 0 0 0
291/874
291