Download Print this page

ST STM32F301 6 Series Reference Manual page 375

Advanced arm-based 32-bit mcus

Advertisement

RM0366
Counter (CNT)
(OCxCE = '0')
(OCxCE = '1')
Note:
In case of a PWM with a 100% duty cycle (if CCRx>ARR), then OCxREF is enabled again at
the next counter overflow.
Figure 137. Clearing TIMx OCxREF
(CCRx)
ETRF
OCxREF
OCxREF
ocref_clr_int
ocref_clr_int
becomes high
RM0366 Rev 5
Advanced-control timer (TIM1)
still high
MS33105V2
375/874
425

Advertisement

loading
Need help?

Need help?

Do you have a question about the STM32F301 6 Series and is the answer not in the manual?

Subscribe to Our Youtube Channel

This manual is also suitable for:

Stm32f301 8 seriesStm32f318 8 series