Epi Host-Bus 16 Configuration (Epihb16Cfg) Register. Offset 0X010; Epi Host-Bus 16 Configuration (Epihb16Cfg) Register [Offset 0X010]; Epi Host-Bus 16 Configuration (Epihb16Cfg) Register Field Descriptions - Texas Instruments Concerto F28M35 Series Technical Reference Manual

Table of Contents

17.11.6 EPI Host-Bus 16 Configuration (EPIHB16CFG) Register. offset 0x010

NOTE: The MODE field in the EPICFG register determines which configuration register is accessed

for offsets 0x010 and 0x014.

To access EPIHB16CFG, the MODE field must be 0x3.

The Host Bus 16 sub-configuration register is activated when the HB16 mode is selected. The HB16 mode

supports muxed address/data (overlay of lower 16 address and all 16 data pins), separated address/data,

and address-less FIFO mode. Note that this register is reset when the MODE field in the EPICFG register

is changed. If another mode is selected and the HB16 mode is selected again, the values must be

reinitialized.

This mode is intended to support SRAMs, Flash memory (read), FIFOs, and CPLDs/FPGAs, and devices

with an MCU/Host Bus slave or 16-bit FIFO interface support.

If less address pins are required, the corresponding AFSEL bit (see the GPIOs chapter) should not be

enabled so the EPI controller does not drive those pins, and they are available as standard GPIOs.

EPI Host-Bus 16 Mode can be configured to use one to four chip selects with and without the use of ALE.

If an alternative to chip selects are required, a chip enable can be handled in one of three ways:

1. Manually control via GPIOs.

2. Associate one or more upper address pins to CE. Because CE is normally CE, lower addresses are

not used. For example, if pins EPI0S27 and EPI0S26 are used for device 1 and 0 respectively, then

address 0x6800.0000 accesses device 0 (device 1 has its CE high), and 0x6400.0000 accesses

device 1 (device 0 has its CE high). The pull-up behavior on the corresponding GPIOs must be

properly configured to ensure that the pins are disabled when the interface is not in use.

3. With certain SRAMs, the ALE can be used as CE because the address remains stable after the ALE

strobe. The subsequent WR or RD signals write or read when ALE is low thus providing CE

functionality.

Figure 17-33. EPI Host-Bus 16 Configuration (EPIHB16CFG) Register [offset 0x010]

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 17-19. EPI Host-Bus 16 Configuration (EPIHB16CFG) Register Field Descriptions

SPRUH22I – April 2012 – Revised November 2019

Submit Documentation Feedback

The EPI clock is free running..

The EPI clock is held low.

External Peripheral Interface (EPI)

Table of Contents