Uart Primecell Identification 1 (Uartpcellid1), Offset 0Xff4; Uart Primecell Identification 2 (Uartpcellid2), Offset 0Xff8; Uart Primecell Identification 3 (Uartpcellid3), Offset 0Xffc; Uart Primecell Identification 1 (Uartpcellid1) Register - Texas Instruments Concerto F28M35 Series Technical Reference Manual

www.ti.com

21.7.27 UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4

The UARTPCellIDn registers are hard-coded and the fields within the registers determine the reset values.
Figure 21-34. UART PrimeCell Identification 1 (UARTPCellID1) Register
31
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 21-29. UART PrimeCell Identification 1 (UARTPCellID1) Register Field Descriptions
Bit Field
31-8 Reserved
7-0 CID1

21.7.28 UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8

The UARTPCellIDn registers are hard-coded and the fields within the registers determine the reset values.
Figure 21-35. UART PrimeCell Identification 2 (UARTPCellID2) Register
31
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 21-30. UART PrimeCell Identification 2 (UARTPCellID2) Register Field Descriptions
Bit Field
31-8 Reserved
7-0 CID2

21.7.29 UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC

The UARTPCellIDn registers are hard-coded and the fields within the registers determine the reset values.
Figure 21-36. UART PrimeCell Identification 3 (UARTPCellID3) Register
31
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 21-31. UART PrimeCell Identification 3 (UARTPCellID3) Register Field Descriptions
Bit Field
31-8 Reserved
7-0 CID3
SPRUH22I – April 2012 – Revised November 2019
Submit Documentation Feedback
Reserved
R-0
Value Description
Reserved
UART PrimeCell ID Register [15:8]
Provides software a standard cross-peripheral identification system.
Reserved
R-0
Value Description
Reserved
UART PrimeCell ID Register [23:16]
Provides software a standard cross-peripheral identification system.
Reserved
R-0
Value Description
Reserved
UART PrimeCell ID Register [31:24]
Provides software a standard cross-peripheral identification system.
Copyright © 2012–2019, Texas Instruments Incorporated
M3 Universal Asynchronous Receivers/Transmitters (UARTs)
Register Descriptions
8 7
CID1
R-0xF0
8 7
CID2
R-0x05
8 7
CID3
R-0xB1
0
0
0
1483