Cortex-M3 Processor - Texas Instruments Concerto F28M35 Series Technical Reference Manual

Table of Contents

Advertisement

This chapter provides information on the implementation of the Cortex™-M3 processor, including the
programming model, the memory model, the exception model, fault handling, and power management.
For technical details on the instruction set, see the Cortex™-M3 Instruction Set Technical User's Manual.
...........................................................................................................................
Topic
24.1
Overview
24.2
Block Diagram
24.3
Overview
24.4
Programming Model
24.5
Memory Model
24.6
Memory Regions, Types and Attributes
24.7
Exception Model
24.8
Fault Handling
24.9
Power Management
24.10 Instruction Set Summary
SPRUH22I – April 2012 – Revised November 2019
Submit Documentation Feedback
........................................................................................................
................................................................................................
........................................................................................................
........................................................................................
................................................................................................
.............................................................................................
................................................................................................
.........................................................................................
................................................................................
Copyright © 2012–2019, Texas Instruments Incorporated
SPRUH22I – April 2012 – Revised November 2019

Cortex-M3 Processor

.............................................................
Chapter 24
Page
1568
1568
1569
1570
1578
1579
1584
1592
1593
1595
1567
Cortex-M3 Processor

Advertisement

Table of Contents
loading

Table of Contents