Usb Receive Interrupt Status Register (Usbrxis), Offset 0X004; Usb Receive Interrupt Status Register (Usbrxis); Usb Receive Interrupt Status Register (Usbrxis) Field Descriptions - Texas Instruments Concerto F28M35 Series Technical Reference Manual

Table of Contents

Advertisement

www.ti.com

18.5.4 USB Receive Interrupt Status Register (USBRXIS), offset 0x004

NOTE: Use caution when reading this register. Performing a read may change bit status.
The USB receive interrupt status 16-bit read-only register (USBRXIS) indicates which interrupts are
currently active for receive endpoints 1–15.
Note: Bits relating to endpoints that have not been configured always return 0. All active interrupts are
cleared when this register is read.
Mode(s):
OTG A or Host
USBRXIS is shown in
15
14
13
12
EP15
EP14
EP13
EP12
R-0
R-0
R-0
R-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 18-9. USB Receive Interrupt Status Register (USBRXIS) Field Descriptions
Bit
Field
15
EP15
14
EP14
13
EP13
12
EP12
11
EP11
10
EP10
9
EP9
8
EP8
7
EP7
SPRUH22I – April 2012 – Revised November 2019
Submit Documentation Feedback
OTG B or Device
Figure 18-6
and described in
Figure 18-6. USB Receive Interrupt Status Register (USBRXIS)
11
10
9
EP11
EP10
EP9
R-0
R-0
R-0
Value
Description
RX Endpoint 15 Interrupt
0
No interrupt
1
The Endpoint 15 receive interrupt is asserted.
RX Endpoint 14 Interrupt
0
No interrupt
1
The Endpoint 14 receive interrupt is asserted.
RX Endpoint 13 Interrupt
0
No interrupt
1
The Endpoint 13 receive interrupt is asserted.
RX Endpoint 12 Interrupt
0
No interrupt
1
The Endpoint 12 receive interrupt is asserted.
RX Endpoint 11 Interrupt
0
No interrupt
1
The Endpoint 11 receive interrupt is asserted.
RX Endpoint 10 Interrupt
0
No interrupt
1
The Endpoint 10 receive interrupt is asserted.
RX Endpoint 9 Interrupt
0
No interrupt
1
The Endpoint 9 receive interrupt is asserted.
RX Endpoint 8 Interrupt
0
No interrupt
1
The Endpoint 8 receive interrupt is asserted.
RX Endpoint 7 Interrupt
0
No interrupt
1
The Endpoint 7 receive interrupt is asserted.
Copyright © 2012–2019, Texas Instruments Incorporated
Table
18-9.
8
7
6
5
EP8
EP7
EP6
EP5
R-0
R-0
R-0
R-0
M3 Universal Serial Bus (USB) Controller
Register Descriptions
4
3
2
1
EP4
EP3
EP2
EP1
R-0
R-0
R-0
R-0
0
Rsvd
R-0
1305

Advertisement

Table of Contents
loading

Table of Contents