Exception Types Description; Interrupts - Texas Instruments Concerto F28M35 Series Technical Reference Manual

Exception Model
Exception Type
-
Reset
Non-Maskable Interrupt
(NMI)
Hard Fault
Memory Management
Bus Fault
Usage Fault
-
SVCall
Debug Monitor
-
PendSV
SysTick

Interrupts

(1)
0 is the default priority for all the programmable priorities
(2)
See Section 24.7.4
(3)
See SYSPRI1 in the Cortex-M3 Peripherals chapter.
(4)
See PRIn registers in the Cortex-M3 Peripherals chapter
Vector Number
0-15
16
17
18
19
20
21
22
23
24
25-33
34
35
36
1586
Cortex-M3 Processor
Table 24-16. Exception Types Description
Vector Number Priority
0
1 -3 (highest)
2
3
4 programmable
5 programmable
6 programmable
7-10
11 programmable
12 programmable
13
14 programmablec
15 programmable
16 and above programmable
Table 24-17. Interrupts
Interrupt Number (Bit in
Interrupt Registers)
-
0
1
2
3
4
5
6
7
8
9-17
18
19
20
Copyright © 2012–2019, Texas Instruments Incorporated
(1)
Vector Address or
(2)
Offset
- 0x0000.0000
0x0000.0004
-2 0x0000.0008
-1 0x0000.000C
(3)
0x0000.0010
(3)
0x0000.0014
(3)
0x0000.0018
- -
(3)
0x0000.002C
(3)
0x0000.0030
- -
(3)
0x0000.0038
(3)
0x0000.003C
(4)
0x0000.0040 and above Asynchronous
Vector Address or Offset
0x0000.0000 - 0x0000.003C
0x0000.0040
0x0000.0044
0x0000.0048
0x0000.004C
0x0000.0050
0x0000.0054
0x0000.0058
0x0000.005C
0x0000.0060
-
0x0000.0088
0x0000.008C
0x0000.0090
SPRUH22I – April 2012 – Revised November 2019
www.ti.com
Activation
Stack top is loaded from
the first entry of the
vector table on reset.
Asynchronous
Asynchronous
On Concerto devices
activated by clock fail
condition, C28 PIE error,
external M3GPIO NMI
input signal, and C28
NMI WD timeout reset.
-
Synchronous
Synchronous when
precise and
asynchronous when
imprecise.
On Concerto devices
activated by memory
access errors and RAM
and flash uncorrectable
data errors.
Synchronous
Reserved
Synchronous
Synchronous
Reserved
Asynchronous
Asynchronous
Description
Processor exceptions
GPIO Port A
GPIO Port B
GPIO Port C
GPIO Port D
GPIO Port E
UART0
UART1
SSI0
I2C0
Reserved
Watchdog Timers 0 and 1
Timer 0A
Timer 0B
Submit Documentation Feedback