Ethernet Mac Individual Address 1 (Macia1) Register, Offset 0X018; Ethernet Mac Individual Address 0 (Macia1) Register; Ethernet Mac Individual Address 0 (Macia1) Register Field Descriptions - Texas Instruments Concerto F28M35 Series Technical Reference Manual

www.ti.com

19.6.7 Ethernet MAC Individual Address 1 (MACIA1) Register, offset 0x018

The Ethernet MAC Individual Address 1 (MACIA1) register enables software to program the last two bytes
of the hardware MAC address of the Network Interface Card (NIC). The first four bytes are in MACIA0.
The 6-byte IAR is compared against the incoming Destination Address fields to determine whether the
frame should be received.
Figure 19-11. Ethernet MAC Individual Address 0 (MACIA1) Register
31
15
MACOCT6
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 19-10. Ethernet MAC Individual Address 0 (MACIA1) Register Field Descriptions
Bit Field
31-16 Reserved
15-8 MACOCT6
7-0 MACOCT5
SPRUH22I – April 2012 – Revised November 2019
Submit Documentation Feedback
R/W-0
Value Description
Reserved
MAC Address Octet 6
00h The MACOCT6 bits represent the sixth octet of the MAC address used to uniquely identify each
Ethernet MAC.
MAC Address Octet 5
00h The MACOCT5 bits represent the fifth octet of the MAC address used to uniquely identify the
Ethernet MAC.
Copyright © 2012–2019, Texas Instruments Incorporated
Reserved
R-0
8 7
M3 Ethernet Media Access Controller (EMAC)
Ethernet MAC Register Descriptions
MACOCT5
R/W-0
16
0
1395