Shadow Destination Begin And Current Address Pointer Registers (Src_Addr_Shadow/Dst_Addr_Shadow) - All Eallow Protected; Active Destination Begin And Current Address Pointer Registers (Src_Addr/Dst_Addr); Shadow Destination Begin And Current Address Pointer Registers; (Src_Addr_Shadow/Dst_Addr_Shadow) - Texas Instruments Concerto F28M35 Series Technical Reference Manual

Table of Contents

Advertisement

www.ti.com

11.8.21 Shadow Destination Begin and Current Address Pointer Registers

(SRC_ADDR_SHADOW/DST_ADDR_SHADOW) — All EALLOW Protected
The shadow destination begin and current address pointer registers
(SRC_ADDR_SHADOW/DST_ADDR_SHADOW) are shown in
23.
Figure 11-28. Shadow Destination Begin and Current Address Pointer Registers
31
Reserved
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 11-23. Shadow Destination Begin and Current Address Pointer Registers
Bit
Field
31-22
Reserved
21-0
ADDR
11.8.22 Active Destination Begin and Current Address Pointer Registers
(SRC_ADDR/DST_ADDR)
The active destination begin and current address pointer registers (SRC_ADDR/DST_ADDR) are shown in
Figure 11-29
and described in
Figure 11-29. Active Destination Begin and Current Address Pointer Registers
31
Reserved
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 11-24. Active Destination Begin and Current Address Pointer Registers
Bit
Field
31-22
Reserved
21-0
ADDR
SPRUH22I – April 2012 – Revised November 2019
Submit Documentation Feedback

(SRC_ADDR_SHADOW/DST_ADDR_SHADOW)

R-0

(SRC_ADDR_SHADOW/DST_ADDR_SHADOW) Field Descriptions

Value
Description
Reserved
22-bit address value
Table
11-24.
(SRC_ADDR/DST_ADDR)
R-0
(SRC_ADDR/DST_ADDR) Field Descriptions
Value
Description
Reserved
22-bit address value
Copyright © 2012–2019, Texas Instruments Incorporated
Figure 11-28
22
21
22
21
C28 Direct Memory Access (DMA) Module
Register Descriptions
and described in
Table 11-
ADDR
R/W-0
ADDR
R-0
0
0
943

Advertisement

Table of Contents
loading

Table of Contents