Action-Qualifier Software Force Register And Mirror Register (Aqsfrc / Aqsfrcm); Action-Qualifier Software Force Register And Mirror Register (Aqsfrc / Aqsfrcm) Field Descriptions - Texas Instruments Concerto F28M35 Series Technical Reference Manual

Table of Contents

Advertisement

www.ti.com
Table 7-50. Action-Qualifier Output B Control Register and Mirror Register (AQCTLB / AQCTLBM) Field
Bit
Field
3-2
PRD
1-0
ZRO
Figure 7-101. Action-Qualifier Software Force Register and Mirror Register (AQSFRC / AQSFRCM)
15
7
6
RLDCSF
R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 7-51. Action-Qualifier Software Force Register and Mirror Register (AQSFRC / AQSFRCM)
Bit
Field
15:8
Reserved
7:6
RLDCSF
5
OTSFB
4:3
ACTSFB
SPRUH22I – April 2012 – Revised November 2019
Submit Documentation Feedback
Descriptions (continued)
Value
Description
Action when the counter equals the period.
Note: By definition, in count up-down mode when the counter equals period the direction is defined
as 0 or counting down.
00
Do nothing (action disabled)
01
Clear: force EPWMxB output low.
10
Set: force EPWMxB output high.
11
Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low.
Action when counter equals zero.
Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1
or counting up.
00
Do nothing (action disabled)
01
Clear: force EPWMxB output low.
10
Set: force EPWMxB output high.
11
Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low.
5
4
OTSFB
R/W-0
Field Descriptions
Value
Description
AQCSFRC Active Register Reload From Shadow Options
00
Load on event counter equals zero
01
Load on event counter equals period
10
Load on event counter equals zero or counter equals period
11
Load immediately (the active register is directly accessed by the CPU and is not loaded from the
shadow register).
One-Time Software Forced Event on Output B
0
Writing a 0 (zero) has no effect. Always reads back a 0
This bit is auto cleared once a write to this register is complete, i.e., a forced event is initiated.)
This is a one-shot forced event. It can be overridden by another subsequent event on output B.
1
Initiates a single s/w forced event
Action when One-Time Software Force B Is invoked
00
Does nothing (action disabled)
01
Clear (low)
10
Set (high)
11
Toggle (Low -> High, High -> Low)
Note: This action is not qualified by counter direction (CNT_dir)
Copyright © 2012–2019, Texas Instruments Incorporated
Reserved
R-0
3
2
ACTSFB
OTSFA
R/W-0
R/W-0
C28 Enhanced Pulse Width Modulator (ePWM) Module
Registers
8
1
0
ACTSFA
R/W-0
751

Advertisement

Table of Contents
loading

Table of Contents