Epi Host-Bus 16 Configuration 2 (Epihb16Cfg2) Register, Offset 0X014; Epi Host-Bus 16 Configuration 2 (Epihb16Cfg2) Register [Offset 0X014]; Epi Host-Bus 16 Configuration 2 (Epihb16Cfg2) Register Field Descriptions - Texas Instruments Concerto F28M35 Series Technical Reference Manual

Table of Contents

Advertisement

Register Descriptions

17.11.9 EPI Host-Bus 16 Configuration 2 (EPIHB16CFG2) Register, offset 0x014

NOTE: The MODE field in the EPICFG register determines which configuration register is accessed
for offsets 0x010 and 0x014.
To access EPIHB16CFG2, the MODE field must be 0x3.
This register is used to configure operation while in Host-Bus 16 mode. Note that this register is reset
when the MODE field in the EPICFG register is changed. If another mode is selected and the Host-Bus 16
mode is selected again, the values must be reinitialized.
Figure 17-36. EPI Host-Bus 16 Configuration 2 (EPIHB16CFG2) Register [offset 0x014]
31
30
WORD
R/W-0
23
22
Reserved
R-0
15
7
6
WRWS
R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 17-22. EPI Host-Bus 16 Configuration 2 (EPIHB16CFG2) Register Field Descriptions
Bit
Field
31
WORD
30-28
Reserved
27
CSCFGEXT
1244
External Peripheral Interface (EPI)
28
Reserved
R-0
21
20
WRHIGH
RDHIGH
R/W-0
R/W-0
5
4
RDWS
R/W-0
Value
Description
Word Access Mode
By default, the EPI controller uses data bits [15:0] for Host-Bus 16 accesses. When using Word
Access mode, the EPI controller can automatically route bytes of data onto the correct byte lanes
such that data can be stored in bits [31:16]. When WORD is set, long variables can be used in C
programs.
0
Word Access mode is disabled.
1
Word Access mode is enabled.
Reserved
Chip Select Extended Configuration
This field is used in conjunction with CSCFG, to extend the chip select options, and ALE format.
The values 0x0 through 0x3 are from the CSCFG field. The CSCFGEXT bit extends the values to
0x7.
0
CSCFG bit field is used in chip select configuration.
1
The CSCFG bit field is extended with CSCFGEXT representing the MSB.
Copyright © 2012–2019, Texas Instruments Incorporated
27
26
CSCFGEXT
CSBAUD
R/W-0
R/W-0
19
18
ALEHIGH
R/W-1
Reserved
R-0
3
2
Reserved
R-0
SPRUH22I – April 2012 – Revised November 2019
www.ti.com
25
24
CSCFG
R/W-0
17
16
Reserved
BURST
R-0
R/W-0
8
1
0
MODE
R/W-0
Submit Documentation Feedback

Advertisement

Table of Contents
loading

Table of Contents