Texas Instruments TMS570LS0714 Manual
Texas Instruments TMS570LS0714 Manual

Texas Instruments TMS570LS0714 Manual

16- and 32-bit risc flash microcontroller
Table of Contents

Advertisement

TMS570LS0714 16- and 32-Bit RISC Flash Microcontroller

1 Device Overview

1.1

Features

1
• High-Performance Automotive-Grade
Microcontroller (MCU) for Safety-Critical
Applications
– Dual CPUs Running in Lockstep
– ECC on Flash and RAM Interfaces
– Built-In Self-Test (BIST) for CPU and On-chip
RAMs
– Error Signaling Module With Error Pin
– Voltage and Clock Monitoring
®
®
• ARM
Cortex
-R4F 32-Bit RISC CPU
– 1.66 DMIPS/MHz With 8-Stage Pipeline
– FPU With Single and Double Precision
– 12-Region Memory Protection Unit (MPU)
– Open Architecture With Third-Party Support
• Operating Conditions
– Up to 160-MHz System Clock
– Core Supply Voltage (VCC): 1.14 to 1.32 V
– I/O Supply Voltage (VCCIO): 3.0 to 3.6 V
• Integrated Memory
– 768KB of Flash With ECC
– 128KB of RAM With ECC
– 64KB of Flash for Emulated EEPROM With
ECC
• Common Platform Architecture
– Consistent Memory Map Across Family
– Real-Time Interrupt Timer (RTI) OS Timer
– 128-Channel Vectored Interrupt Module (VIM)
– 2-Channel Cyclic Redundancy Checker (CRC)
• Direct Memory Access (DMA) Controller
– 16 Channels and 32 Peripheral Requests
– Parity for Control Packet RAM
– DMA Accesses Protected by Dedicated MPU
• Frequency-Modulated Phase-Locked Loop
(FMPLL) With Built-In Slip Detector
• IEEE 1149.1 JTAG, Boundary Scan and ARM
CoreSight™ Components
• Advanced JTAG Security Module (AJSM)
• Up to 64 General-Purpose I/O (GIO) Pins
– Up to 16 GIO Pins With Interrupt Generation
Capability
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
Sample &
Product
Buy
Folder
Tools &
Technical
Software
Documents
SPNS226E – JUNE 2013 – REVISED NOVEMBER 2016
• Enhanced Timing Peripherals
– 7 Enhanced Pulse Width Modulator (ePWM)
Modules
– 6 Enhanced Capture (eCAP) Modules
– 2 Enhanced Quadrature Encoder Pulse (eQEP)
Modules
• Two Next Generation High-End Timer (N2HET)
Modules
– N2HET1: 32 Programmable Channels
– N2HET2: 18 Programmable Channels
– 160-Word Instruction RAM With Parity
Protection Each
– Each N2HET Includes Hardware Angle
Generator
– Dedicated High-End Timer Transfer Unit (HTU)
for Each N2HET
• Two 12-Bit Multibuffered ADC Modules
– ADC1: 24 Channels
– ADC2: 16 Channels
– 16 Shared Channels
– 64 Result Buffers With Parity Protection Each
• Multiple Communication Interfaces
– Up to Three CAN Controllers (DCANs)
– 64 Mailboxes With Parity Protection Each
– Compliant to CAN Protocol Version 2.0A and
2.0B
– Inter-Integrated Circuit (I
– 3 Multibuffered Serial Peripheral Interfaces
(MibSPIs)
– 128 Words With Parity Protection Each
– 8 Transfer Groups
– One Standard Serial Peripheral Interface (SPI)
Module
– Two UART (SCI) Interfaces, One With Local
Interconnect Network (LIN 2.1) Interface
Support
• Packages
– 144-Pin Quad Flatpack (PGE) [Green]
– 100-Pin Quad Flatpack (PZ) [Green]
Support &
Community
TMS570LS0714
2
C)

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the TMS570LS0714 and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Summary of Contents for Texas Instruments TMS570LS0714

  • Page 1: Device Overview

    Community Folder Software Documents TMS570LS0714 SPNS226E – JUNE 2013 – REVISED NOVEMBER 2016 TMS570LS0714 16- and 32-Bit RISC Flash Microcontroller 1 Device Overview Features • High-Performance Automotive-Grade • Enhanced Timing Peripherals Microcontroller (MCU) for Safety-Critical – 7 Enhanced Pulse Width Modulator (ePWM)
  • Page 2: Applications

    • Braking Systems (ABS and ESC) • Aerospace and Avionics • HEV and EV Inverter Systems • Railway Communications • Battery-Management Systems • Off-road Vehicles Device Overview Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 3: Description

    1.66 DMIPS/MHz, and has configurations which can run up to 160 MHz providing up to 265 DMIPS. The TMS570 device supports the word invariant big-endian [BE32] format. The TMS570LS0714 device has 768KB of integrated flash and 128KB of RAM configurations with single- bit error correction and double-bit error detection. The flash memory on this device is nonvolatile, electrically erasable and programmable, and is implemented with a 64-bit-wide data bus interface.
  • Page 4 With integrated functional safety features and a wide choice of communication and control peripherals, the TMS570LS0714 device is an ideal solution for high-performance, real-time control applications with safety- critical requirements.
  • Page 5: Functional Block Diagram

    MIBSPI3_nENA SPI4_CLK SPI4_SIMO SPI4 SPI4_SOMI SPI4_nCS0 MibADC1 MibADC2 N2HET1 N2HET2 SPI4_nENA MIBSPI5_SIMO[3:0] MIBSPI5_SOMI[3:0] MibSPI5 MIBSPI5_nCS[3:0] MIBSPI5_nENA LIN_RX LIN_TX SCI_RX SCI_TX Figure 1-1. Functional Block Diagram Device Overview Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 6: Table Of Contents

    10 Mechanical Packaging and Orderable 6.12 Parity Protection for Accesses to Peripheral RAMs ..........Information ... 6.13 On-Chip SRAM Initialization and Testing ......10.1 Packaging Information Table of Contents Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 7: Revision History

    SPNS226E revision. Scope: Applicable updates to the TMS570LS0714 device family, specifically relating to the TMS570LS0714 devices (Silicon Revision A), which are now in the production data (PD) stage of development have been incorporated. Changes from September 15, 2015 to November 1, 2016 (from D Revision (September 2015) to E Revision) Page ..................
  • Page 8: Device Comparison

    TMS570LS0714 SPNS226E – JUNE 2013 – REVISED NOVEMBER 2016 www.ti.com 3 Device Comparison Table 3-1 lists the features of the TMS570LS0714 devices. Table 3-1. TMS570LS0714 Device Comparison FEATURES TMS570LS DEVICES Generic Part Number 3137ZWT 1227ZWT 0914PGE 0714PGE 0714PZ 0432PZ Package...
  • Page 9: Terminal Configuration And Functions

    N2HET1[06] MIBSPI3NCS[1] Pins can have multiplexed functions. Only the default function is shown in Figure 4-1. Figure 4-1. PGE QFP Package Pinout (144-Pin) Terminal Configuration and Functions Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 10 MIBSPI3CLK N2HET1[14] MIBSPI3SIMO CAN2TX MIBSPI3SOMI CAN2RX MIBSPI1nCS[1] LINRX nPORRST LINTX VCCP N2HET1[16] VCCIO N2HET1[18] MIBSPI1nCS[2] N2HET1[6] Figure 4-2. PZ QFP Package Pinout (100-Pin) Terminal Configuration and Functions Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 11: Signal Descriptions

    The PULL TYPE is the type of pull asserted when the signal name in bold is enabled for the given terminal. Terminal Configuration and Functions Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 12 Output Pullup – AWM1 external analog mux select line0 (1) The ADREFHI, ADREFLO, VCCAD and VSSAD connections are common for both ADC cores. Terminal Configuration and Functions Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 13 N2HET1[03]/SPI4NCS[0]/N2HET2[10]/EQEP2B Pulldown Programmable, Each terminal N2HET1[05]/SPI4SOMI[0]/N2HET2[12]/EQEP3B 20 µA suppression filter with a N2HET1[07]/N2HET2[14]/EPWM7B programmable duration. N2HET1[09]/N2HET2[16] N2HET1[11]/MIBSPI3NCS[4]/N2HET2[18]/EPWM1SYNCO Disable selected PWM MIBSPI3NCS[0]/AD2EVT/GIOB[2]/EQEP1l/N2HET2_PIN_nDIS Pullup outputs Terminal Configuration and Functions Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 14 Pulldown GIOA[2]/N2HET2[0]/EQEP2I Enhanced QEP2 Index N2HET1[30]/EQEP2S Enhanced QEP2 Strobe (1) These signals are double-synchronized and then optionally filtered with a 6-cycle VCLK4-based counter. Terminal Configuration and Functions Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 15 Fixed, 20 µA VCLK4, or double- N2HET1[10]/nTZ3 Pulldown synchronized and then filtered with a 6-cycle VCLK4-based counter before connecting to the ePWMx trip zone inputs. Terminal Configuration and Functions Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 16 Reset Pull Pull Type Description Type State Signal Name LINRX Pullup Programmable, LIN receive, or GIO 20 µA LINTX LIN transmit, or GIO Terminal Configuration and Functions Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 17 SPI4 chip select, or GIO N2HET1[01]/SPI4NENA/N2HET2[8]/EQEP2A SPI4 enable, or GIO N2HET1[02]/SPI4SIMO[0]/EPWM3A SPI4 slave-input master- output, or GIO N2HET1[05]/SPI4SOMI[0]/N2HET2[12]/EPWM3B SPI4 slave-output master- input, or GIO Terminal Configuration and Functions Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 18 MibSPI5 slave-in master- out, or GIO MIBSPI5SOMI[0] MibSPI5 slave-out master- in, or GIO MIBSPI5NENA/MIBSPI5SOMI[1]/ECAP5 MibSPI5 SOMI[0], or GIO MIBSPI5SIMO[0]/MIBSPI5SOMI[2] MibSPI5 SOMI[0], or GIO Terminal Configuration and Functions Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 19 To external crystal/resonator ECLK Pulldown Programmable, External prescaled clock 20 µA output, or GIO. GIOA[5]/EXTCLKIN1/EPWM1A /N2HET1_PIN_nDIS Input Pulldown 20 µA External clock input #1 Terminal Configuration and Functions Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 20 Table 4-17. PGE Supply for Core Logic: 1.2V nominal Terminal Signal Reset Pull Pull Type Description Type State Signal Name 1.2-V – None Core supply Power Terminal Configuration and Functions Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 21 Table 4-19. PGE Ground Reference for All Supplies Except VCCAD Terminal Signal Reset Pull Pull Type Description Type State Signal Name Ground – None Ground reference Terminal Configuration and Functions Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 22 AWM1_EXT_SEL[0] / ECAP3 MIBSPI1NENA / N2HET1[23] / Enhanced Capture Module 4 I/O ECAP4 MIBSPI1NCS[0] / Enhanced Capture Module 6 I/O MIBSPI1SOMI[1] / ECAP6 Terminal Configuration and Functions Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 23 N2HET1[6] / SCIRX / EPWM5A Enhanced PWM5 Output A N2HET1[18] / EPWM6A Enhanced PWM6 Output A N2HET1[10] / nTZ3 Input Pulldown Trip Zone 1 input 3 Terminal Configuration and Functions Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 24 CAN1 Receive, or general-purpose I/O (GPIO) 20 µA CAN1TX CAN1 Transmit, or GPIO DCAN2 CAN2RX Pullup Programmable, CAN2 Receive, or GPIO 20 µA CAN2TX CAN2 Transmit, or GPIO Terminal Configuration and Functions Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 25 MibSPI3 Chip Select, or GPIO EQEP1I/N2HET2_PIN_nDIS MIBSPI3nENA/MIBSPI3nCS[5]/ N2HET1[31]/EQEP1B MIBSPI3nENA/MIBSPI3nCS[5]/ MibSPI3 Enable, or GPIO N2HET1[31]/EQEP1B MIBSPI3SIMO[0]/AWM1_EXT_SEL[0]/ MibSPI3 Slave-In-Master-Out, or GPIO ECAP3 MIBSPI3SOMI[0]/AWM1_EXT_ENA/ MibSPI3 Slave-Out-Master-In, or GPIO ECAP2 Terminal Configuration and Functions Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 26 AWM external analog mux select line 0 SEL[0]/ ECAP3 MIBSPI3CLK/AWM1_EXT_SEL AWM external analog mux select line1 [1]/ EQEP1A MibADC2 MIBSPI3nCS[0]/AD2EVT/GIOB[ ADC2 Event Trigger or GPIO EQEP1I/N2HET2_PIN_nDIS Terminal Configuration and Functions Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 27 To external crystal/resonator ECLK Pulldown Programmable, 20 µA External prescaled clock output, or GIO. GIOA[5]/INT[5]/EXTCLKIN/EPWM1A Input Pulldown 20 µA External Clock In /N2HET1_PIN_nDIS Terminal Configuration and Functions Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 28 Table 4-35. PZ Supply for I/O Cells: 3.3-V Nominal Terminal Signal Reset Pull Pull Type Description Type State Signal Name VCCIO 3.3-V – – I/O Supply Power VCCIO VCCIO VCCIO Terminal Configuration and Functions Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 29: Pin Multiplexing

    Table 4-37 Table 4-38 show the pin multiplexing control x register (PINMMRx) and the associated bit fields that control each pin mux function. Terminal Configuration and Functions Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 30 33[0] EPWM4B 33[1] N2HET1[05] 5[16] SPI4SOMI 5[17] N2HET2[12] 5[18] EPWM3B 5[19] N2HET1[06] 7[16] SCIRX 7[17] EPWM5A 7[18] N2HET1[07] 6[0] N2HET2[14] 6[3] EPWM7B 6[4] Terminal Configuration and Functions Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 31 (1) The CTRLx columns contain a value of type x[y], which indicates the pin multiplexing control x register (PINMMRx) and the associated bit field [y]. Terminal Configuration and Functions Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 32 (1) The CTRLx columns contain a value of type x[y], which indicates the pin multiplexing control x register (PINMMRx) and the associated bit field [y]. Terminal Configuration and Functions Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 33 A multiplexor is implemented to let the application choose the terminal that will be used, providing the input signal is from among the available options. Terminal Configuration and Functions Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 34 When the multiplexed input path is selected for GIOB[2], the PULDIS is tied to 0 (pull is enabled, cannot be disabled) and the PULSEL is tied to 1 (pull up selected, not programmable). Terminal Configuration and Functions Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback...
  • Page 35: Buffer Type

    (1) Either SPI2PC9[11] or SPI2PC9[24] can change the output strength of the SPI2SOMI pin. In case of a 32-bit write where these two bits differ, SPI2PC9[11] determines the drive strength. Terminal Configuration and Functions Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 36: Specifications

    (2) To avoid significant degradation, the device power-on hours (POH) must be limited to those specified in this table. To convert to equivalent POH for a specific temperature profile, see the Calculating Equivalent Power-on-Hours for Hercules Safety MCUs Application Report (SPNA207). Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 37: Recommended Operating Conditions

    , which is with respect to V CCAD SSAD (2) Reliability data is based upon a temperature profile that is equivalent to 100,000 power-on hours at 105°C junction temperature. Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 38: Input/Output Electrical Characteristics Over Recommended Operating Conditions

    No pullup or pulldown –1 Input capacitance Output capacitance (1) Source currents (out of the device) are negative while sink currents (into the device) are positive. Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 39: Power Consumption Over Recommended Operating Conditions

    (4) LBIST and PBIST currents are for a short duration, typically less than 10 ms. They are usually ignored for thermal calculations for the device and the voltage regulator. Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 40: Thermal Resistance Characteristics

    Junction-to-free air thermal resistance, still RΘ 43.5 air using JEDEC 2S2P test board RΘ Junction-to-board thermal resistance 21.6 RΘ Junction-to-case thermal resistance 11.2 Junction-to-package top, Still air 0.50 Ψ Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 41 VCLK2 - Secondary peripheral clock VCLK2 frequency VCLK4 - Secondary peripheral clock VCLK4 frequency VCLKA1 - Primary asynchronous VCLKA1 peripheral clock frequency RTICLK - Clock frequency RTICLK VCLK Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 42 PGE Package, and 100 MHz for the PZ package. The flash wrapper defaults to nonpipelined mode with zero address wait state and one random-read data wait state. Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 43: Timing And Switching Characteristics

    1.40 thresholds threshold is detected as too high. VCCIO low - VCCIO level below this 1.85 threshold is detected as too low. System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 44: Power Sequencing And Power-On Reset

    The CPU reset is released at the end of the above sequence and fetches the first instruction from address 0x00000000. 6.3.2 Power-Down Sequence The different supplies to the device can be powered down in any order. System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 45 V and the V supply voltages. CCIO Figure 6-1. nPORRST Timing Diagram System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 46: Warm Reset (Nrst)

    MAX will generate a reset (1) Specified values do not include rise/fall times. For rise and fall timings, see Table 7-2. System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 47: Arm Cortex-R4F Cpu Information

    R4 unit. To avoid common mode impacts the signals of the CPUs to be compared are delayed by two clock cycles as shown in Figure 6-2. System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 48 To avoid an erroneous CCM-R4 compare error, the application software must initialize the registers of both CPUs before the registers are used, including function calls where the register values are pushed onto the stack. System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 49 70.09 2730 74.49 4095 77.28 5460 79.28 6825 80.90 8190 82.02 9555 83.10 10920 84.08 12285 84.87 13650 85.59 15015 86.11 16380 System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 50 87.16 19110 87.61 20475 87.98 21840 88.38 23205 88.69 24570 88.98 25935 89.28 27300 89.50 28665 89.76 30030 90.01 31395 90.21 32760 System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 51: Clocks

    Note A: The values of C1 and C2 should be provided by the resonator/crystal vendor. Note B: Kelvin_GND should not be connected to any other GND. Figure 6-4. Recommended Crystal/Clock Connection System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 52 This is a low-power oscillator (LPO) and provides two clock sources: one nominally 80 kHz and one nominally 10 MHz. System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 53 PLL1 Reference Clock frequency INTCLK Post-ODCLK – PLL1 Post-divider input clock frequency post_ODCLK VCOCLK – PLL1 Output Divider (OD) input clock frequency VCOCLK System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 54 Can be HCLK/1, HCLK/2, ... or HCLK/16 VCLK4 OSCIN GHVSRC • Is disabled separately from HCLK through the CDDISx registers bit 9 System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 55 Application can ensure this by programming the RTI1DIV field of the RCLKSRC register, if necessary • Is disabled through the CDDISx registers bit 6 System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 56 MibADCx Resolution Clock EXTCLKIN 1 NTU[3] CAN Baud Rate Reserved NTU[2] N2HETx Reserved NTU[1] DCANx Reserved NTU[0] Figure 6-7. Device Clock Domains System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 57 Oscillator Valid status 10000 Reserved 10001 HCLK 10010 VCLK 10011 VCLK2 10100 Reserved 10101 VCLK4 10110 Reserved 10111 Reserved 11000 Reserved Others Reserved System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 58: Clock Monitoring

    The counter blocks start counting down from their seed values at the same time; a mismatch from the expected frequency for the clock under test generates an error signal which is used to interrupt the CPU. System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 59 Table 6-18. DCC2 Counter 1 Clock Sources KEY [3:0] CLOCK SOURCE [3:0] CLOCK NAME Others – N2HET2[0] 00x0 - 0x7 Reserved 0x8 - 0xF VCLK System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 60: Glitch Filters

    (1) The glitch filter design on the nPORRST signal is designed such that no size pulse will reset any part of the microcontroller (flash pump, I/O pins, and so forth) without also generating a valid reset signal to the CPU. System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 61: Device Memory Map

    Figure 6-9. Memory Map The Flash memory is mirrored to support ECC logic testing. The base address of the mirrored Flash image is 0x2000 0000. System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 62 Wrap around for accesses to unimplemented address offsets lower DCAN3 RAM PCS[13] 0xFF1A_0000 0xFF1B_FFFF 128KB than 0x7FF. Abort generated for accesses beyond offset 0x800. System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 63 512B 512B Reads return zeros, writes have no effect MibSPI5 PS[0] 0xFFF7_FC00 0xFFF7_FDFF 512B 512B Reads return zeros, writes have no effect System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 64 The imprecise abort exception is disabled by default and must be enabled for the CPU to handle this exception. The imprecise abort handling is enabled by clearing the "A" bit in the CPU program status register (CPSR). System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 65 The device contains dedicated logic to generate a bus error response on any access to a module that is in a power domain that has been turned off. System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 66: Flash Memory

    (3) The flash bank7 can be programmed while executing code from flash bank0. (4) Code execution is not allowed from flash bank7. System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 67 MCR p15, #0, r1, c1, c0, #1 6.10.4 Flash Access Speeds For information on flash memory access speeds and the relevant wait states required, see Section 5.8.1.2. System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 68 (1) This programming time includes overhead of state machine, but does not include data transfer time. The programming time assumes programming 72 bits at a time at the maximum specified operating frequency. System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 69: Tightly Coupled Ram Interface Module

    Error Signaling Module. The module also captures the peripheral RAM address that caused the parity error. System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 70 The CPU read access gets the actual data from the peripheral. The application can choose to generate an interrupt whenever a peripheral RAM parity error is detected. System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 71: On-Chip Sram Initialization And Testing

    The PBIST ROM clock is divided down from HCLK. The divider is selected by programming the ROM_DIV field of the Memory Self-Test Global Control Register (MSTGCR) at address 0xFFFFFF58. System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 72 This is independent of whether the application chooses to initialize the MibSPIx RAMs using the system module auto-initialization method. The MibSPIx module must be first brought out of its local reset to use the system module auto-initialization method. System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 73: Vectored Interrupt Manager

    PMU Interrupt GIO interrupt B N2HET1 N2HET1 level 1 interrupt HET TU1 HET TU1 level 1 interrupt MIBSPI1 MIBSPI1 level 1 interrupt System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 74 HET TU2 HET TU2 level 1 interrupt Reserved Reserved 76–79 HWAG1 HWA_INT_REQ_H HWAG2 HWA_INT_REQ_H DCC1 DCC done interrupt DCC2 DCC2 done interrupt System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 75 The application can change the mapping of interrupt sources to the interrupt channels through the interrupt channel control registers (CHANCTRLx) inside the VIM module. System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 76: Dma Controller

    • Multiple addressing modes for source/destination (fixed, increment, offset) • Auto-initiation • Power-management mode • Memory Protection with four configurable memory regions System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 77 (1) SPI1, SPI3, SPI5 receive when configured in standard SPI mode (2) SPI1, SPI3, SPI5 transmit when configured in standard SPI mode System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 78: Real-Time Interrupt Module

    Capture free-running counter up counter RTICAFRCx RTICAUCx CAP event source 0 External control CAP event source 1 Figure 6-11. Counter Block Diagram System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 79 Table 6-29. Table 6-29. Network Time Synchronization Inputs NTU INPUT SOURCE Reserved Reserved Reserved EXTCLKIN1 clock input System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 80: Error Signaling Module

    Reserved Group1 DMA - error on DMA write access, imprecise error Group1 Reserved Group1 VIM RAM - parity error Group1 Reserved Group1 System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 81 Reserved Group1 Reserved Group1 Reserved Group1 Reserved Group1 Reserved Group1 Reserved Group1 Reserved Group1 Reserved Group1 Reserved Group1 Reserved Group1 Reserved Group1 System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 82 FMC - uncorrectable ECC error: bus1 and bus2 interfaces Group3 (does not include address parity error and errors on accesses to Bank 7) Reserved Group3 Reserved Group3 System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 83 Reserved Group3 Reserved Group3 Reserved Group3 Reserved Group3 Reserved Group3 Reserved Group3 Reserved Group3 Reserved Group3 Reserved Group3 Reserved Group3 Reserved Group3 System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 84: Reset/Abort/Error Sources

    (1) The Undefined Instruction TRAP is not detectable outside the CPU. The trap is taken only if the instruction reaches the execute stage of the CPU. System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 85 Oscillator fail / PLL slip Reset (2) Oscillator fail/PLL slip can be configured in the system register (SYS.PLLCTL1) to generate a reset. System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 86 ERROR SOURCE CPUMODE ERROR RESPONSE GROUP.CHANNE Watchdog exception Reset CPU Reset (driven by the CPU STC) Reset Software Reset Reset External Reset Reset System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 87: Digital Windowed Watchdog

    12.5% Digital Digital Digital Window Windowed Windowed Windowed INTERRUPT 6.25% Watchdog Watch Watchdog Window 3.125% Window Figure 6-13. Digital Windowed Watchdog Example System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 88: Debug Subsystem

    The JTAG ID code for this device is the same as the device ICEPick Identification Code. For the JTAG ID Code per silicon revision, see Table 6-34. Table 6-34. JTAG ID Code SILICON REVISION Rev 0 0x0BB0302F Rev A 0x1BB0302F System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 89 Pointer to Cortex-R4F 0x0000 1003 0x001 Reserved 0x0000 2002 0x002 Reserved 0x0000 3002 0x003 Reserved 0x0000 4003 0x004 end of table 0x0000 0000 System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 90 Delay time, TDO valid after RTCK fall (RTCKf) (1) Timings for TDO are specified for a maximum of 50-pF load on TDO. RTCK Figure 6-15. JTAG Timing System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 91 A secure device only permits JTAG accesses to the AJSM scan chain through the Secondary Tap 2 of the ICEPick module. All other secondary taps, test taps, and the boundary scan interface are not accessible in this state. System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 92 BSDL Figure 6-17. Boundary Scan Implementation (Conceptual Diagram) Data is serially shifted into all boundary-scan buffers through TDI, and out through TDO. System Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 93: Peripheral Information And Electrical Specifications

    (see Table 4-40) CL = 15 pF CL = 50 pF Fall time, t CL = 100 pF CL = 150 pF Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 94: Specifications

    (1) This specification does not account for any output buffer drive strength differences or any external capacitive loading differences. Check Table 4-40 for output buffer drive strength information on each signal. Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 95 LPM signal from SYS module GPREG1.7 Signal: TMS GPREG1.8 Reserved GPREG1.9 Signal: TDO GPREG1.10 Signal: RTCK GPREG1.11 Reserved GPREG1.12 Signal: nERROR GPREG1.13 Reserved GPREG1.14 Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 96: Enhanced Pwm Modules (Epwm)

    Figure 7-3. ePWMx Module Interconnections Figure 7-4 shows the detailed input synchronization selection (asynchronous, double-synchronous, or double-synchronous + filter width) for ePWMx. Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 97 (x = 1, 2, or 3) double sync ePWMx (x = 1 through 7) 6 VCLK4 Cycles Filter Figure 7-4. ePWMx Input Synchronization Selection Detail Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 98 SYNCI ePWM1 EPWM1SYNCI double sync PINMMR36[25] 6 VCLK4 Cycles Filter PINMMR47[8,9,10] Figure 7-5. Synchronizing Time Bases Between N2HET1, N2HET2 and ePWMx Modules Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 99 PINMMR46[26:24] = 010 PINMMR46[26:24] = 100 TZ3n PINMMR47[2:0] = 001 PINMMR47[2:0] = 010 PINMMR47[2:0] = 100 (1) The filter width is 6 VCLK4 cycles. Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 100 A special scheme is implemented to select the actual signal used for triggering the start of conversion on the two ADCs on this device. This scheme is defined in Section 7.5.2.3. Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 101 (1) For more information on the clock divider fields: HSPCLKDIV and CLKDIV, see the ePWM chapter of the device-specific Technical Reference Manual (TRM). Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 102: Enhanced Capture Modules (Ecap)

    Figure 7-6. eCAPx Module Connections Figure 7-7 shows the detailed input synchronization selection (asynchronous, double-synchronous, or double-synchronous + filter width) for eCAPx. Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 103 PINMMR44[2:0] = 001 PINMMR44[2:0] = 010 eCAP6 PINMMR44[10:8] = 001 PINMMR44[10:8] = 010 (1) The filter width is 6 VCLK4 cycles. Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 104 (1) The filter width is 6 VCLK4 cycles. Table 7-14. eCAPx Switching Characteristics PARAMETER TEST CONDITIONS UNIT Pulse duration, APWMx output high or low w(APWM) Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 105: Enhanced Quadrature Encoder (Eqep)

    This means that the VCLK4 clock connections to the eQEPx modules are enabled by default. The application can choose to gate off the VCLK4 clock to any eQEPx module individually by clearing the respective control register bit. Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 106 QEP Strobe Input Low Time Synchronous w(STROBL) c(VCLK4) cycles Synchronous with input filter + filter width c(VCLK4) (1) The filter width is 6 VCLK4 cycles. Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 107 Delay time, external clock to counter increment cycles d(CNTR)xin c(VCLK4) Delay time, QEP input edge to position compare sync output cycles d(PCS-OUT)QEP c(VCLK4) Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 108: 12-Bit Multibuffered Analog-To-Digital Converter (Mibadc)

    7.5.2.1 MibADC1 Event Trigger Hookup Table 7-20 lists the event sources that can trigger the conversions for the MibADC1 groups. Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 109 GIOB[0] N2HET1[11] PINMMR31[0] = 1 ePWM_A2 PINMMR31[1] = 1 PINMMR31[8] = 0 and GIOB[1] N2HET2[13] PINMMR32[16] = 1 ePWM_AB PINMMR31[9] = 1 Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 110 CPU. 7.5.2.2 MibADC2 Event Trigger Hookup Table 7-21 lists the event sources that can trigger the conversions for the MibADC2 groups. Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 111 GIOB[0] N2HET1[11] PINMMR32[8] = 1 ePWM_A2 PINMMR32[9] = 1 PINMMR32[16] = 0 and GIOB[1] N2HET2[13] PINMMR32[16] = 1 ePWM_AB PINMMR32[17] = 1 Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 112 – ePWM_B, ePWM_A1, ePWM_A2, and ePWM_AB, that are available to trigger the ADC based on the application requirement. Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 113 EPWM5SOCB module EPWM6SOCA EPWM6 EPWM6SOCB module EPWM7SOCA EPWM7 EPWM7SOCB module ePWM_B ePWM_A1 ePWM_A2 ePWM_AB Figure 7-10. ADC Trigger Source Generation from ePWMx Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 114 [ SOC4A and SOC4A_SEL ] or [ SOC5A and SOC5A_SEL ] or [ SOC6A and SOC6A_SEL ] or [ SOC7A and SOC7A_SEL ] ePWM_AB = ePWM_B or ePWM_A2 Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 115 (1) If a shared channel is being converted by both ADC converters at the same time, the on-state leakage is equal to I AOSB1 AOSB2 Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 116 (3) This is the minimum sample/hold and conversion time that can be achieved. These parameters are dependent on many factors (for example, the prescale settings). Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 117 – AD )/ 2 for 12-bit mode REFHI REFLO (2) 1 LSB = (AD – AD )/ 2 for 10-bit mode REFHI REFLO Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 118 1 LSB 0 ... 000 Analog Input Value (LSB) 1 LSB = (AD – AD REFHI REFLO Figure 7-13. Differential Nonlinearity (DNL) Error Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 119 001/010 (–1/4 LSB) 0 ... 000 Analog Input Value (LSB) 1 LSB = (AD – AD REFHI REFLO Figure 7-14. Integral Nonlinearity (INL) Error Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 120 0 ... 001 (1/2 LSB) 0 ... 000 Analog Input Value (LSB) 1 LSB = (AD – AD REFHI REFLO Figure 7-15. Absolute Accuracy (Total) Error Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 121: General-Purpose Input/Output

    Internal pullup/pulldown allows unused I/O pins to be left unconnected For information on input and output timings see Section 7.1.1 Section 7.1.2. Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 122: Enhanced High-End Timer (N2Het)

    7.7.3 Input Timing Specifications The N2HET instructions PCNT and WCAP impose some timing constraints on the input signals. N2HETx Figure 7-16. N2HET Input Capture Timings Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 123 I/O multiplexing control module. IOMM mux control signal x N2HET1[1,3,5,7,9,11] N2HET1[1,3,5,7,9,11] / N2HET2[8,10,12,14,16,18] N2HET1 N2HET2[8,10,12,14,16,18] N2HET2 Figure 7-18. N2HET Monitoring Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 124 Manual. GIOA[5] is connected to the Pin Disable input for N2HET1, and GIOB[2] is connected to the Pin Disable input for N2HET2. Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 125 HET TU2 DCP[3] N2HET2 HTUREQ[4] HET TU2 DCP[4] N2HET2 HTUREQ[5] HET TU2 DCP[5] N2HET2 HTUREQ[6] HET TU2 DCP[6] N2HET2 HTUREQ[7] HET TU2 DCP[7] Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 126: Controller Area Network (Dcan)

    Delay time, CANnRX pin to receive shift register d(CANnRX) (1) These values do not include the rise and fall times of the output buffer. Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 127: Local Interconnect Network Interface (Lin)

    – Optional baudrate update – Synchronization Validation • programmable transmission rates with 7 fractional bits • Error detection • 2 interrupt lines with priority encoding Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 128: Serial Communication Interface (Sci)

    Four error flags and five status flags provide detailed information regarding SCI events. • Capability to use DMA for transmit and receive data. Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 129: Inter-Integrated Circuit (I2C) Module

    The combined format in 10-bit address mode (the I2C module sends the slave address second byte every time it sends the slave address first byte) Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 130 Stop Start Repeated Start Stop Figure 7-19. I2C Timings Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 131 • • C = total capacitance of one bus line in pF. If mixed with fast-mode devices, faster fall- times are allowed. Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 132: Multibuffered / Standard Serial Peripheral Interface

    For example, up to 15 trigger sources are available which can be used by each transfer group. These trigger options are listed in Table 7-33 Section 7.12.3.2 for MibSPI1 and MibSPI3, respectively. Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 133 GIOx signal, then care must be taken to disable GIOx from triggering MibSPI1 transfers; there is no multiplexing on the input connections. Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 134 GIOx signal, then care must be taken to disable GIOx from triggering MibSPI3 transfers; there is no multiplexing on the input connections. Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 135 GIOx signal, then care must be taken to disable GIOx from triggering MibSPI5 transfers; there is no multiplexing on the input connections. Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 136 (5) The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPIFMTx.17). (6) C2TDELAY and T2CDELAY is programmed in the SPIDELAY register. Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 137 SPICLK (clock polarity=1) SPISIMO Master Out Data Is Valid SPICSn SPIENAn Figure 7-21. SPI Master Mode Chip-Select Timing (CLOCK PHASE = 0) Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 138 (5) The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPIFMTx.17). (6) C2TDELAY and T2CDELAY is programmed in the SPIDELAY register. Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 139 SPICLK (clock polarity=1) SPISIMO Master Out Data Is Valid SPICSn SPIENAn Figure 7-23. SPI Master Mode Chip-Select Timing (CLOCK PHASE = 1) Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 140 ≥ 40 ns. c(SPC)S c(VCLK) (6) The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPIFMTx.17). Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 141 Figure 7-24. SPI Slave Mode External Timing (CLOCK PHASE = 0) SPICLK (clock polarity=0) SPICLK (clock polarity=1) SPIENAn SPICSn Figure 7-25. SPI Slave Mode Enable Timing (CLOCK PHASE = 0) Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 142 ≥ 40 ns. c(SPC)S c(VCLK) (6) The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPIFMTx.17). Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 143 SPICLK (clock polarity=1) SPIENAn SPICSn SPISOMI Slave Out Data Is Valid Figure 7-27. SPI Slave Mode Enable Timing (CLOCK PHASE = 1) Peripheral Information and Electrical Specifications Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 144: Applications, Implementation, And Layout

    Created by TI experts to help you jump start your system design, all TI Designs include schematic or block diagrams, BOMs, and design files to speed your time to market. Search and download designs at TIDesigns. Applications, Implementation, and Layout Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 145: Device And Documentation Support

    Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.
  • Page 146 Q = ±40 C to 125 Quality Designator: Q1 = Automotive Shipping Options: R = Tape and Reel Figure 9-1. TMS570LS0714 Device Numbering Conventions Device and Documentation Support Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 147: Tools And Software

    The HET IDE is a windows-based application that provides an easy way to get started developing and debugging code for the HET module. Device and Documentation Support Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links:...
  • Page 148 The Hercules™ TMS570 MCUs are supported by many different Real-Time Operating Systems (RTOS) and Connectivity/Middleware options from various providers, some of which are safety certified. Device and Documentation Support Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 149: Documentation Support

    TI Embedded Processors Wiki Established to help developers get started with Embedded Processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices. Hercules™ Safety Microcontrollers Forum TI's Hercules™...
  • Page 150: Electrostatic Discharge Caution

    Electrostatic Discharge Caution This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
  • Page 151: Device Identification

    NO. OF BITS BIT LOCATION X Coord. on Wafer 0xFFFFFF7C[11:0] Y Coord. on Wafer 0xFFFFFF7C[23:12] Wafer # 0xFFFFFF7C[31:24] Lot # 0xFFFFFF80[23:0] Reserved 0xFFFFFF80[31:24] Device and Documentation Support Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 152: Module Certifications

    SPNS226E – JUNE 2013 – REVISED NOVEMBER 2016 www.ti.com 9.10 Module Certifications The following communications modules have received certification of adherence to a standard. Device and Documentation Support Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 153 TMS570LS0714 www.ti.com SPNS226E – JUNE 2013 – REVISED NOVEMBER 2016 9.10.1 DCAN Certification Figure 9-3. DCAN Certification Device and Documentation Support Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 154 SPNS226E – JUNE 2013 – REVISED NOVEMBER 2016 www.ti.com 9.10.2 LIN Certification 9.10.2.1 LIN Master Mode Figure 9-4. LIN Certification - Master Mode Device and Documentation Support Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 155 SPNS226E – JUNE 2013 – REVISED NOVEMBER 2016 9.10.2.2 LIN Slave Mode - Fixed Baud Rate Figure 9-5. LIN Certification - Slave Mode - Fixed Baud Rate Device and Documentation Support Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 156 SPNS226E – JUNE 2013 – REVISED NOVEMBER 2016 www.ti.com 9.10.2.3 LIN Slave Mode - Adaptive Baud Rate Figure 9-6. LIN Certification - Slave Mode - Adaptive Baud Rate Device and Documentation Support Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 157: Mechanical Packaging And Orderable Information

    This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation. Mechanical Packaging and Orderable Information Copyright © 2013–2016, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS570LS0714...
  • Page 158: Column

    PACKAGE OPTION ADDENDUM www.ti.com 17-Mar-2016 PACKAGING INFORMATION Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples Drawing (4/5) TMS5700714APGEQQ1 ACTIVE LQFP Green (RoHS CU NIPDAU Level-3-260C-168 HR -40 to 125 TMS570LS &...
  • Page 159 PACKAGE OPTION ADDENDUM www.ti.com 17-Mar-2016 In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2...
  • Page 160 MECHANICAL DATA MTQF017A – OCTOBER 1994 – REVISED DECEMBER 1996 PGE (S-PQFP-G144) PLASTIC QUAD FLATPACK 0,27 0,08 0,17 0,50 0,13 NOM Gage Plane 17,50 TYP 20,20 19,80 0,25 0,05 MIN 22,20 0 – 7 21,80 0,75 0,45 1,45 1,35 Seating Plane 0,08 1,60 MAX 4040147 / C 10/96...
  • Page 161 MECHANICAL DATA MTQF013A – OCTOBER 1994 – REVISED DECEMBER 1996 PZ (S-PQFP-G100) PLASTIC QUAD FLATPACK 0,27 0,50 0,08 0,17 0,13 NOM 12,00 TYP Gage Plane 14,20 13,80 0,25 16,20 0,05 MIN 0 – 7 15,80 1,45 0,75 1,35 0,45 Seating Plane 0,08 1,60 MAX 4040149 /B 11/96...
  • Page 162 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue.

Table of Contents

Save PDF