Xilinx Virtex-6 Manual page 46

Hide thumbs Also See for Virtex-6:
Table of Contents

Advertisement

Chapter 2: About Unimacros
COUNTER_TC_MACRO
Macro: Counter with Terminal Count
Introduction
The COUNTER_TC_MACRO simplifies the instantiation of the DSP48 block when used as a terminal count,
up/down counter. It features parameterizable output width, terminal count values, count by and count direction
in order to ease the integration of DSP48 block into HDL.
Port Description
Name
Direction
Output Ports
TC
Output
Q
Output
Input Ports
CE
Input
CLK
Input
RST
Input
Design Entry Method
This unimacro can be instantiated only. It is a parameterizable version of the primitive.
Instantiation
Inference
CORE Generator™ and wizards
Macro support
46
Width (Bits)
1
Variable, see WIDTH_DATA
attribute.
1
1
1
Yes
No
No
Recommended
www.xilinx.com
Function
Terminal count goes high when TC_VALUE is
reached
Counter output
Clock Enable
Clock
Synchronous Reset
Virtex-6 Libraries Guide for HDL Designs
UG623 (v 14.5) March 20, 2013

Advertisement

Table of Contents
loading

Table of Contents