Xilinx Virtex-6 Manual page 271

MUXF8_L
Primitive: 2-to-1 Look-Up Table Multiplexer with Local Output
Introduction
This design element provides a multiplexer function in eight slices for creating a function-of-8 look-up table or a
32-to-1 multiplexer in combination with the associated look-up tables, MUXF5s, MUXF6s, and MUXF7s. Local
outputs (LO) of MUXF7 are connected to the I0 and I1 inputs of the MUXF8. The S input is driven from any
internal net. When Low, S selects I0. When High, S selects I1.
The LO output connects to other inputs in the same CLB slice.
Logic Table
Inputs
S
0
1
X
X
Port Descriptions
Port Direction
LO Output
I0 Input
I1 Input
S Input
Design Entry Method
Instantiation
Inference
CORE Generator™ and wizards
Macro support
Virtex-6 Libraries Guide for HDL Designs
UG623 (v 14.5) March 20, 2013
I0
I0
X
0
1
Width
1
1
1
1
www.xilinx.com
Chapter 4: About Design Elements
I1
X
I1
0
1
Function
Output of MUX to local routing
Input (tie to MUXF7 LO out)
Input (tie to MUXF7 LO out)
Input select to MUX
Yes
Recommended
No
No
Output
LO
I0
I1
0
1
271