Xilinx Virtex-6 Manual page 142

Chapter 4: About Design Elements
.ECCERROR(ECCERROR),
.ECCERRORSINGLE(ECCERRORSINGLE), // 1-bit output: Output Indicating single-bit Frame ECC error detected.
.FAR(FAR),
.SYNBIT(SYNBIT),
.SYNDROME(SYNDROME),
.SYNDROMEVALID(SYNDROMEVALID),
.SYNWORD(SYNWORD)
);
// End of FRAME_ECC_VIRTEX6_inst instantiation
For More Information
See the Virtex-6 FPGA User Documentation (User Guides and Data
142
// 1-bit output: Output indicating an ECC error
// 24-bit output: Frame Address Register Value output
// 5-bit output: Output bit address of error
// 13-bit output: Output location of erroneous bit
// 1-bit output: Frame ECC output indicating the SYNDROME output is
// valid.
// 7-bit output: Word output in the frame where an ECC error has been
// detected
Sheets).
www.xilinx.com
Virtex-6 Libraries Guide for HDL Designs
UG623 (v 14.5) March 20, 2013