Xilinx Virtex-6 Manual page 373

Hide thumbs Also See for Virtex-6:
Table of Contents

Advertisement

Port
OT
RESET
VAUXN[15:0]
VAUXP[15:0]
VN
VP
Design Entry Method
Instantiation
Inference
CORE Generator™ and wizards
Macro support
Connect all desired input and output ports and set the appropriate attributes for the desired behavior of this
component. For simulation, provide a text file to give the analog and temperature to the model. The format
for this file is as follows:
// Must use valid headers on all columns
// Comments can be added to the stimulus file using '//'
TIME TEMP VCCAUX VCCINT VP VN VAUXP[0] VAUXN[0]
00000 45 2.5 1.0 0.5 0.0 0.7 0.0
05000 85 2.45 1.1 0.3 0.0 0.2 0.0
// Time stamp data is in nano seconds (ns)
// Temperature is recorded in C (degrees centigrade)
// All other channels are recorded as V (Volts)
// Valid column headers are:
// TIME, TEMP, VCCAUX, VCCINT, VP, VN,
// VAUXP[0], VAUXN[0],...............VAUXP[15], VAUXN[15]
// External analog inputs are differential so VP = 0.5 and VN = 0.0 the
// input on channel VP/VN is 0.5 - 0.0 = 0.5V
Note When compiling the included code, please do not add any extraneous spaces to the text as this could
cause compilation to fail.
Available Attributes
Attribute
INIT_40
INIT_41
INIT_42
INIT_43
INIT_44
INIT_45
Virtex-6 Libraries Guide for HDL Designs
UG623 (v 14.5) March 20, 2013
Direction
Width
Output
1
Input
1
Input
16
Input
16
Input
1
Input
1
Data
Type
Allowed_Values D efault
Hexa-
16'h0000 to
decimal
16'hffff
Hexa-
16'h0000 to
decimal
16'hffff
Hexa-
16'h0000 to
decimal
16'hffff
Hexa-
16'h0000 to
decimal
16'hffff
Hexa-
16'h0000 to
decimal
16'hffff
Hexa-
16'h0000 to
decimal
16'hffff
www.xilinx.com
Chapter 4: About Design Elements
Function
1-bit output over temperature alarm
1-bit input active high reset
16-bit input N-side auxiliary analog input
16-bit input P-side auxiliary analog input
1-bit input N-side analog input
1-bit input P-side analog input
Recommended
No
No
No
Description
16'h0000
Configuration register 0
16'h0000
Configuration register 1
16'h0800
Configuration register 2
16'h0000
Test register 0
Test register 1
16'h0000
Test register 2
16'h0000
373

Advertisement

Table of Contents
loading

Table of Contents