Xilinx Virtex UltraScale+ FPGAs Manuals

Manuals and User Guides for Xilinx Virtex UltraScale+ FPGAs. We have 1 Xilinx Virtex UltraScale+ FPGAs manual available for free PDF download: User Manual

Xilinx Virtex UltraScale+ FPGAs User Manual

Xilinx Virtex UltraScale+ FPGAs User Manual (145 pages)

GTM Transceivers

Brand: Xilinx | Category: Transceiver | Size: 2.02 MB

Table of Contents

Revision History

2
- Table of Contents
  3
Chapter 1: Transceiver and Tool Overview

5
Chapter 2: Shared Features

12
- Reference Clock Input/Output Structure
  12
- Reference Clock Selection and Distribution
  14
- Lcpll
  18
- Reset and Initialization
  23
- Power down
  45
- Loopback
  46
- Dynamic Reconfiguration Port
  47
- Digital Monitor
  50
Chapter 3: Transmitter

54
- TX Interface
  55
- Tx Fec
  63
- TX Buffer
  66
- TX Pattern Generator
  67
- TX Polarity Control
  71
- TX Gray Encoder
  71
- TX Pre-Coder
  72
- TX Fabric Clock Output Control
  73
- TX Configurable Driver
  77
Chapter 4: Receiver

84
- RX Analog Front End
  85
- RX Equalizer
  87
- Rx Cdr
  93
- RX Fabric Clock Output Control
  94
- RX Margin Analysis
  98
- RX Pre-Coder
  99
- RX Gray Encoder
  99
- RX Polarity Control
  100
- RX Pattern Checker
  101
- RX Buffer
  104
- Rx Fec
  106
- RX Interface
  113
Chapter 5: Board Design Guidelines

117
- Pin Description and Design Guidelines
  117
- Reference Clock
  120
- GTM Transceiver Reference Clock Checklist
  122
- Reference Clock Interface
  123
- AC Coupled Reference Clock
  124
- Unused Reference Clocks
  125
- Reference Clock Output Buffer
  125
- Reference Clock Power
  125
- Power Supply and Filtering
  125
- PCB Design Checklist
  129
Appendix A: DRP Address Map of the GTM Transceiver in Ultrascale+ Fgpas

133
- GTM_DUAL Primitive DRP Address Map
  133
Appendix B: Additional Resources and Legal Notices

143

Advertisement

Advertisement

Related Products

Xilinx Categories

Motherboard Computer Hardware Transceiver Microcontrollers Controller

More Xilinx Manuals