Memory Map/Register Definition - Freescale Semiconductor MCF54455 Reference Manual

Table of Contents

Advertisement

Pin Multiplexing and Control
16.3

Memory Map/Register Definition

Table 16-4
summarizes all the registers in the pin multiplexing and control address space.
Address
0xFC0A_4000 PODR_FEC0H
0xFC0A_4001 PODR_FEC0L
0xFC0A_4002 PODR_SSI
0xFC0A_4003 PODR_FBCTL
0xFC0A_4004 PODR_BE
0xFC0A_4005 PODR_CS
0xFC0A_4006 PODR_DMA
0xFC0A_4007 PODR_FECI2C
0xFC0A_4009 PODR_UART
0xFC0A_400A PODR_DSPI
0xFC0A_400B PODR_TIMER
0xFC0A_400C PODR_PCI
0xFC0A_400D PODR_USB
0xFC0A_400E PODR_ATAH
0xFC0A_400F PODR_ATAL
0xFC0A_4010 PODR_FEC1H
0xFC0A_4011 PODR_FEC1L
0xFC0A_4014 PODR_FBADH
0xFC0A_4015 PODR_FBADMH
0xFC0A_4016 PODR_FBADML
0xFC0A_4017 PODR_FBADL
0xFC0A_4018 PDDR_FEC0H
16-12
Table 16-3. Multiple-Pin Functions (continued)
Function
Direction
U2RXD
I
U2TXD
O
Table 16-4. Pin Multiplexing and Control Memory Map
Register
Port Output Data Registers
Port Data Direction Registers
Associated Pins
I2C_SDA, T3IN
I2C_SCL, T2IN
Width
Access Reset Value
(bits)
8
R/W
0xFF
8
R/W
0xFF
8
R/W
0x1F
8
R/W
0x0F
8
R/W
0x0F
8
R/W
0x0E
8
R/W
0x0F
8
R/W
0x3F
8
R/W
0xFF
8
R/W
0x7F
8
R/W
0x0F
8
R/W
0xFF
8
R/W
0x03
8
R/W
0x3F
8
R/W
0x07
8
R/W
0xFF
8
R/W
0xFF
8
R/W
0xFF
8
R/W
0xFF
8
R/W
0xFF
8
R/W
0xFF
8
R/W
0x00
Freescale Semiconductor
Section/Page
16.3.1/16-16
16.3.1/16-16
16.3.1/16-16
16.3.1/16-16
16.3.1/16-16
16.3.1/16-16
16.3.1/16-16
16.3.1/16-16
16.3.1/16-16
16.3.1/16-16
16.3.1/16-16
16.3.1/16-16
16.3.1/16-16
16.3.1/16-16
16.3.1/16-16
16.3.1/16-16
16.3.1/16-16
16.3.1/16-16
16.3.1/16-16
16.3.1/16-16
16.3.1/16-16
16.3.2/16-18

Advertisement

Table of Contents
loading

Table of Contents