Freescale Semiconductor MCF54455 Reference Manual page 328

Table of Contents

Advertisement

Address: 0xFC00_0044 (PACRF)
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
R
PACR40
W
Reset 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0
Figure 14-8. Peripheral Access Control Register F (PACRF)
Address: 0xFC00_0048 (PACRG)
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
R
PACR48
W
Reset 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0
Figure 14-9. Peripheral Access Control Register G (PACRG)
Each peripheral is assigned to its PACRn field:
Slot Number
Freescale Semiconductor
PACR41
PACR42
PACR43
0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0
PACR49
Table 14-4. PACRn Assignments
PACRn
0
PACR0
1
PACR1
2
PACR2
12
PACR12
13
PACR13
15
PACR15
16
PACR16
17
PACR17
18
PACR18
19
PACR19
21
PACR21
22
PACR22
23
PACR23
24
PACR24
25
PACR25
26
PACR26
28
PACR28
29
PACR29
30
PACR30
31
PACR31
PACR44
PACR45
Peripheral
SCM (MPR and PACRs)
Crossbar switch
FlexBus
FEC0
FEC1
Real-Time Clock
SCM (CWT and Core Fault Registers)
eDMA Controller
Interrupt Controller 0
Interrupt Controller 1
Interrupt Controller IACK
2
I
C
DSPI
UART0
UART1
UART2
DMA Timer 0
DMA Timer 1
DMA Timer 2
DMA Timer 3
System Control Module (SCM)
Access: User read/write
8
7
6
5
4
3
2
1
0
PACR46
PACR47
Access: User read/write
8
7
6
5
4
3
2
1
0
14-5

Advertisement

Table of Contents
loading

Table of Contents