Freescale Semiconductor MCF54455 Reference Manual page 359

Table of Contents

Advertisement

Pin Multiplexing and Control
Table 16-4. Pin Multiplexing and Control Memory Map (continued)
Address
0xFC0A_403C PPDSDR_PCI
0xFC0A_403D PPDSDR_USB
0xFC0A_403E PPDSDR_ATAH
0xFC0A_403F PPDSDR_ATAL
0xFC0A_4040 PPDSDR_FEC1H
0xFC0A_4041 PPDSDR_FEC1L
0xFC0A_4044 PPDSDR_FBADH
0xFC0A_4045 PPDSDR_FBADMH
0xFC0A_4046 PPDSDR_FBADML
0xFC0A_4047 PPDSDR_FBADL
0xFC0A_4048 PCLRR_FEC0H
0xFC0A_4049 PCLRR_FEC0L
0xFC0A_404A PCLRR_SSI
0xFC0A_404B PCLRR_FBCTL
0xFC0A_404C PCLRR_BE
0xFC0A_404D PCLRR_CS
0xFC0A_404E PCLRR_DMA
0xFC0A_404F PCLRR_FECI2C
0xFC0A_4051 PCLRR_UART
0xFC0A_4052 PCLRR_DSPI
0xFC0A_4053 PCLRR_TIMER
0xFC0A_4054 PCLRR_PCI
0xFC0A_4055 PCLRR_USB
0xFC0A_4056 PCLRR_ATAH
0xFC0A_4057 PCLRR_ATAL
0xFC0A_4058 PCLRR_FEC1H
0xFC0A_405A PCLRR_FEC1L
0xFC0A_405C PCLRR_FBADH
0xFC0A_405D PCLRR_FBADMH
0xFC0A_405E PCLRR_FBADML
0xFC0A_405F PCLRR_FBADL
16-14
Register
Port Clear Output Data Registers
Width
Access Reset Value
(bits)
8
R/W
See Section
8
R/W
See Section
8
R/W
See Section
8
R/W
See Section
8
R/W
See Section
8
R/W
See Section
8
R/W
See Section
8
R/W
See Section
8
R/W
See Section
8
R/W
See Section
8
W
0x00
8
W
0x00
8
W
0x00
8
W
0x00
8
W
0x00
8
W
0x00
8
W
0x00
8
W
0x00
8
W
0x00
8
W
0x00
8
W
0x00
8
W
0x00
8
W
0x00
8
W
0x00
8
W
0x00
8
W
0x00
8
W
0x00
8
W
0x00
8
W
0x00
8
W
0x00
8
W
0x00
Freescale Semiconductor
Section/Page
16.3.3/16-20
16.3.3/16-20
16.3.3/16-20
16.3.3/16-20
16.3.3/16-20
16.3.3/16-20
16.3.3/16-20
16.3.3/16-20
16.3.3/16-20
16.3.3/16-20
16.3.4/16-23
16.3.4/16-23
16.3.4/16-23
16.3.4/16-23
16.3.4/16-23
16.3.4/16-23
16.3.4/16-23
16.3.4/16-23
16.3.4/16-23
16.3.4/16-23
16.3.4/16-23
16.3.4/16-23
16.3.4/16-23
16.3.4/16-23
16.3.4/16-23
16.3.4/16-23
16.3.4/16-23
16.3.4/16-23
16.3.4/16-23
16.3.4/16-23
16.3.4/16-23

Advertisement

Table of Contents
loading

Table of Contents