Freescale Semiconductor MCF54455 Reference Manual page 381

Table of Contents

Advertisement

Pin Multiplexing and Control
16.3.5.13 IRQ Pin Assignment Register (PAR_IRQ)
The PAR_IRQ register controls the functions of the IRQ pins.
Address: 0xFC0A_4070 (PAR_IRQ)
7
R
0
W
Reset:
0
Note: For 256-pin devices and 360-pin devices where the PCI is disabled through reset configuration, the
PAR_IRQ reset state is 0. For 360-pin devices where PCI is enabled through reset configuration, the reset
state is 1 when the PCI is an agent and 0 when the PCI is a host. Therefore, reset state is 0 when
BOOTMOD[1:0] equals 00, and reset state is the complement value of FB_AD[3] when BOOTMOD[1:0]
equals 10. For BOOTMOD equaling 11, reset state is the value of serial boot bit 103.
Field
7–5
Reserved, should be cleared.
4
IRQ4 pin assignment.
PAR_IRQ4
0 IRQ4 pin configured as GPIO or external interrupt request 4 function as determined by the edge port module.
See
Chapter 18, "Edge Port Module (EPORT),"
1 IRQ4 pin configured for SSI input clock fuction.
3–2
Reserved, should be cleared.
1
IRQ1 pin assignment.
PAR_IRQ1
0 IRQ1 pin configured as GPIO or external interrupt request 1 function as determined by the edge port module.
See
Chapter 18, "Edge Port Module (EPORT),"
1 IRQ1 pin configured for PCI interrupt fuction.
0
Reserved, should be cleared.
16.3.5.14 PCI Pin Assignment Register (PAR_PCI)
The PAR_PCI register controls the functions of the PCI grant and request pins.
Address: 0xFC0A_4072 (PAR_PCI)
15
14
13
R
0
PAR_
GNT3
W
Reset
See Note
0
Note: Reset state is 1 when the PCI is enabled through reset configuration and is 0 otherwise.
16-36
6
5
4
0
0
PAR_IRQ4
0
0
0
Figure 16-46. IRQ Pin Assignment (PAR_IRQ)
Table 16-21. PAR_IRQ Field Descriptions
for details.
for details.
12
11
10
9
0
0
PAR_
PAR_
GNT2
GNT1
See
See
0
0
Note
Note
Figure 16-47. PCI Pin Assignment (PAR_PCI)
3
2
0
0
0
0
Description
8
7
6
5
0
PAR_
PAR_
GNT0
REQ3
See
See Note
0
Note
Access: User read/write
1
0
0
PAR_IRQ1
See Note
0
Access: User read/write
4
3
2
1
0
0
PAR_
PAR_
REQ2
REQ1
See
See
0
0
Note
Note
Freescale Semiconductor
0
PAR_
REQ0
See
Note

Advertisement

Table of Contents
loading

Table of Contents