ANDC (AND Control register)
<Operation>
CCR ∧ #IMM→ CCR
<Assembly-Language Format>
ANDC #xx:8, CCR
<Examples>
ANDC #H'7F, CCR
<Operand Size>
Byte
<Description>
This instruction ANDs the condition code register (CCR) with immediate data and places the
result in the condition code register. Bits 6 and 4 are ANDed as well as the flag bits.
No interrupt requests are accepted immediately after this instruction. All interrupts, including
the nonmaskable interrupt (NMI), are deferred until after the next instruction.
<Instruction Formats>
Addressing
mode
Immediate
Mnem.
Operands
ANDC
#xx:8, CCR 0
<Condition Code>
I
I: ANDed with bit 7 of the immediate data.
H: ANDed with bit 5 of the immediate data.
N: ANDed with bit 3 of the immediate data.
Z: ANDed with bit 2 of the immediate data.
V: ANDed with bit 1 of the immediate data.
C: ANDed with bit 0 of the immediate data.
Instruction code
1st byte
2nd byte
6
IMM
42
H
N
Z
3rd byte
4th byte
ANDC
V
C
No. of
states
2