5.9
6
................................................................................................................
6.1
6.1.1
6.1.2
6.1.3
6.1.4
6.1.5
6.1.6
6.2
6.2.1
DDI_0_OSC Registers
6.2.2
6.2.3
6.2.4
7
7.1
7.1.1
VIMS Modes
7.1.2
7.1.3
VIMS Arbitration
7.1.4
VIMS Cache TAG Prefetch
7.2
7.2.1
7.2.2
VIMS Retention
........................................................................................................................
7.3
ROM
......................................................................................................................
7.4
FLASH
7.4.1
FLASH Memory Protection
7.4.2
7.4.3
FLASH Memory Programming
7.5
7.6
......................................................................................................................
7.7
7.8
7.8.1
FLASH Registers
7.8.2
.......................................................................................................................
8
8.1
8.1.1
Bootloader Disabling
8.1.2
Bootloader Backdoor
8.2
Bootloader Interfaces
8.2.1
8.2.2
8.2.3
9
9.1
9.1.1
9.2
9.2.1
...................................................................................................................
10
10.1
10.1.3 Hardware Description
4
Contents
...........................................................................................................
.................................................................................
..............................................................................................
...................................................................................................
.......................................................................................
..............................................................................................
.....................................................................................................
..............................................................................................................
..........................................................................................................
..........................................................................................
.......................................................................................
...........................................................................................
.................................................................................................
.....................................................................................................
......................................................................................................
......................................................................................
..................................................................................................
.....................................................................................
.................................................................................................
.......................................................................................
..................................................................................................
.....................................................................................
..........................................................................................
.................................................................................
....................................................................................
...........................................................................................................
...........................................................................................................
................................................................................................
..................................................................................................
.................................................................................................
............................................................................................
............................................................................................
.....................................................................................................
..................................................................................................
..................................................................................................
..........................................................................................
.........................................................................................................
.......................................................................................
.................................................................................................
..........................................................................................
................................................................................................
........................................................................................
.........................................................................................
..........................................................................................
Copyright © 2015, Texas Instruments Incorporated
........................................................................
......................................................................
SWCU117C – February 2015 – Revised September 2015
www.ti.com
412
413
414
415
416
418
419
425
429
432
432
452
458
474
533
535
535
538
538
538
539
539
539
540
540
540
541
541
541
543
544
545
545
671
674
675
675
675
675
676
677
679
688
689
690
718
719
801
802
802
803
803
Submit Documentation Feedback