Texas Instruments SimpleLink CC2620 Technical Reference Manual page 243

www.ti.com
Event Number Event Enumeration
0x38 SPIS_COMB
0x39 SPIS_RXF_DMABREQ
0x3A SPIS_RXF_DMASREQ
0x3B SPIS_TXF_DMABREQ
0x3C SPIS_TXF_DMASREQ
0x3D GPT0A_CMP
0x3E GPT0B_CMP
0x3F GPT1A_CMP
0x40 GPT1B_CMP
0x41 GPT2A_CMP
0x42 GPT2B_CMP
0x43 GPT3A_CMP
0x44 GPT3B_CMP
0x45 TIE_LOW
0x46 TIE_LOW
0x47 TIE_LOW
0x48 TIE_LOW
0x49 TIE_LOW
0x4A TIE_LOW
0x4B TIE_LOW
0x4C TIE_LOW
0x4D GPT0A_DMABREQ
0x4E GPT0B_DMABREQ
0x4F GPT1A_DMABREQ
0x50 GPT1B_DMABREQ
0x51 GPT2A_DMABREQ
0x52 GPT2B_DMABREQ
0x53 GPT3A_DMABREQ
0x54 GPT3B_DMABREQ
0x55 PORT_EVENT0
0x56 PORT_EVENT1
0x57 PORT_EVENT2
0x58 PORT_EVENT3
0x59 PORT_EVENT4
0x5A PORT_EVENT5
0x5B PORT_EVENT6
0x5C PORT_EVENT7
SWCU117C – February 2015 – Revised September 2015
Submit Documentation Feedback
Table 4-6. MCU Event Fabric Input Events (continued)
Description
SPIS combined event, the flags are found here SPIS:GPFLAGS.*
SPIS RX FIFO DMA burst request, controlled by
SPIS:CFG.TR_DMA_REQ_TYPE
SPIS RX FIFO DMA single request, controlled by
SPIS:CFG.TR_DMA_REQ_TYPE
SPIS TX FIFO DMA burst request, controlled by
SPIS:CFG.TX_DMA_REQ_TYPE
SPIS TX FIFO DMA single request, controlled by
SPIS:CFG.TX_DMA_REQ_TYPE
GPT0A compare event. Configured by GPT0:TAMR.TCACT.
GPT0B compare event. Configured by GPT0:TBMR.TCACT.
GPT1A compare event. Configured by GPT1:TAMR.TCACT.
GPT1B compare event. Configured by GPT1:TBMR.TCACT.
GPT2A compare event. Configured by GPT2:TAMR.TCACT.
GPT2B compare event. Configured by GPT2:TBMR.TCACT.
GPT3A compare event. Configured by GPT3:TAMR.TCACT.
GPT3B compare event. Configured by GPT3:TBMR.TCACT.
Not used; tied to 0
Not used; tied to 0
Not used; tied to 0
Not used; tied to 0
Not used; tied to 0
Not used; tied to 0
Not used; tied to 0
Not used; tied to 0
GPT 0A DMA trigger event. Configured by GPT0:DMAEV.*.
GPT 0B DMA trigger event. Configured by GPT0:DMAEV.*.
GPT 1A DMA trigger event. Configured by GPT1:DMAEV.*.
GPT 1B DMA trigger event. Configured by GPT1:DMAEV.*.
GPT 2A DMA trigger event. Configured by GPT2:DMAEV.*.
GPT 2B DMA trigger event. Configured by GPT2:DMAEV.*.
GPT 3A DMA trigger event. Configured by GPT3:DMAEV.*.
GPT 3B DMA trigger event. Configured by GPT3:DMAEV.*.
Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID.
Events on ports configured with **ENUM** **PORT_EVENT0** are
routed here.
Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID.
Events on ports configured with PORT_EVENT1 are routed here.
Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID.
Events on ports configured with PORT_EVENT2 are routed here.
Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID.
Events on ports configured with PORT_EVENT3 are routed here.
Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID.
Events on ports configured with ENUM PORT_EVENT4 are routed here.
Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID.
Events on ports configured with PORT_EVENT4 are routed here.
Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID.
Events on ports configured with PORT_EVENT6 are routed here.
Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID.
Events on ports configured with PORT_EVENT7 are routed here.
Copyright © 2015, Texas Instruments Incorporated
MCU Event Fabric
243
Interrupts and Events