Systick - Texas Instruments SimpleLink CC2620 Technical Reference Manual

www.ti.com
3.1 Cortex-M3 Peripherals Introduction
This chapter provides information on the CC26xx and CC13xx implementation of the Cortex-M3 processor
peripherals, including:
• System timer (SysTick) (see
wrap-on-zero counter with a flexible control mechanism.
• Nested vectored interrupt controller (NVIC) (see
– Facilitates low-latency exception and interrupt handling
– Works with system controller (see
power management
– Implements system control registers
• Cortex-M3 system control block (SCB) (see
information and system control, including configuration, control, and reporting of system exceptions.
Table 3-1 lists the address map of the private peripheral bus (PPB). Some peripheral register regions are
split into two address regions, as indicated by two addresses listed.
ADDRESS
0xE000 E010 to 0xE000 E01C
0xE000 E100 to 0xE000 E420
0xE000 EF00 to 0xE000 EF00
0xE000 E008 to 0xE000 E00F
0xE000 ED00 to 0xE000 ED3F
0xE000 1000 to 0xE000 1FFC
0xE000 2000 to 0xE000 2FFC
0xE000 0000 to 0xE000 0FFC
0xE00F F000 to 0xE00F FFFC
0xE004 0000 to 0xE004 0FFC
0xE00F EFF8 to 0xE00F EFFC
3.2 Functional Description
This chapter provides information on the CC2650 implementation of the Cortex-M3 processor peripherals:
•

SysTick

• NVIC
• SCB
• DWT
• FPB
• ITM
• TPIU
SWCU117C – February 2015 – Revised September 2015
Submit Documentation Feedback
Section 3.2.1): Provides a simple, 24-bit clear-on-write, decrementing,
Section
Chapter 6, Power, Reset, and Clock Management) to control
Section
Table 3-1. Core Peripheral Register Regions
CORE PERIPHERAL
System timer (SysTick)
Nested vectored interrupt controller
(NVIC)
System control block (SCB)
Data watchpoint and trace (DWT)
Flash patch and breakpoint (FPB)
Instrumentation trace macrocel (ITM)
ROM table
Trace port interface unit (TPIU)
TIPROP
Copyright © 2015, Texas Instruments Incorporated
Cortex-M3 Peripherals Introduction
3.2.2):
3.2.3): Provides system implementation
See Section
See Section
See Section
See Section
See Section
See Section
See Section
LINK
3.2.1, SysTick.
3.2.2, NVIC.
3.2.3, SCB.
3.2.7, DWT.
3.2.5, FPB.
3.2.4, ITM.
3.2.6, TPIU.
221
Cortex-M3 Peripherals