Texas Instruments SimpleLink CC2620 Technical Reference Manual page 213

www.ti.com
2.7.5.6 FFCR Register (Offset = 304h) [reset = 102h]
FFCR is shown in
Formatter and Flush Control
When one of the two single wire output (SWO) modes is selected, ENFCONT enables the formatter to be
bypassed. If the formatter is bypassed, only the ITM/DWT trace source (ATDATA2) passes through. The
TPIU accepts and discards data that is presented on the ETM port (ATDATA1). This function is intended
to be used when it is necessary to connect a device containing an ETM to a trace capture device that is
only able to capture Serial Wire Output (SWO) data. Enabling or disabling the formatter causes
momentary data corruption.
Note: If the selected pin protocol register (SPPR.PROTOCOL) is set to 0x00 (TracePort mode), this
register always reads 0x102, because the formatter is automatically enabled. If one of the serial wire
modes is then selected, the register reverts to its previously programmed value.
31 30
23 22
15 14
7 6
Bit Field
31-9 RESERVED
8 TRIGIN
7-2 RESERVED
1 ENFCONT
0 RESERVED
SWCU117C – February 2015 – Revised September 2015
Submit Documentation Feedback
Figure 2-136 and described in
Figure 2-136. FFCR Register
29 28
21 20
13 12
RESERVED
R/W-0h
5 4
RESERVED
R/W-0h
Table 2-163. FFCR Register Field Descriptions
Type Reset
R/W 0h
R/W 1h
R/W 0h
R/W 1h
R/W 0h
Copyright © 2015, Texas Instruments Incorporated
Table 2-163.
27
RESERVED
R/W-0h
19
RESERVED
R/W-0h
11
3
Description
Software must not rely on the value of a reserved. Writing any other
value than the reset value may result in undefined behavior.
Indicates that triggers are inserted when a trigger pin is asserted.
Software must not rely on the value of a reserved. Writing any other
value than the reset value may result in undefined behavior.
Enable continuous formatting:
0: Continuous formatting disabled
1: Continuous formatting enabled
Software must not rely on the value of a reserved. Writing any other
value than the reset value may result in undefined behavior.
Cortex-M3 Processor Registers
26 25
18 17
10 9
2 1
ENFCONT RESERVED
R/W-1h
24
16
8
TRIGIN
R/W-1h
0
R/W-0h
213