Texas Instruments SimpleLink CC2620 Technical Reference Manual page 797

www.ti.com
9.2.1.76 PWD_CURR_95C Register (Offset = 3B0h) [reset = 4C627A3Bh]
PWD_CURR_95C is shown in
Power Down Current Control 95C
31 30 29 28
DELTA_CACHE_REF
15 14 13 12
DELTA_XOSC_LPM
Bit Field
31-24 DELTA_CACHE_REF
23-16 DELTA_RFMEM_RET
15-8 DELTA_XOSC_LPM
7-0 BASELINE
SWCU117C – February 2015 – Revised September 2015
Submit Documentation Feedback
Figure 9-98 and described in
Figure 9-98. PWD_CURR_95C Register
27 26 25
R-4Ch
11 10 9
R-7Ah
Table 9-100. PWD_CURR_95C Register Field Descriptions
Type Reset
R 4Ch
R 62h
R 7Ah
R 3Bh
Copyright © 2015, Texas Instruments Incorporated
Table 9-100.
24 23 22 21
DELTA_RFMEM_RET
8 7 6 5
Description
Additional maximum current, in units of 1 µA, with cache retention
Additional maximum current, in 1 µA units, with RF memory retention
Additional maximum current, in units of 1 µA, with XOSC_HF on in
low-power mode
Worst-case baseline maximum power-down current, in units of 0.5
µA
Factory Configuration (FCFG)
20 19 18 17
R-62h
4 3 2 1
BASELINE
R-3Bh
Device Configuration
16
0
797