Texas Instruments SimpleLink CC2620 Technical Reference Manual page 53

www.ti.com
Bit Field
17 CPIEVTENA
16 EXCTRCENA
15-13 RESERVED
12 PCSAMPLEENA
11-10 SYNCTAP
9 CYCTAP
8-5 POSTCNT
4-1 POSTPRESET
0 CYCCNTENA
SWCU117C – February 2015 – Revised September 2015
Submit Documentation Feedback
Table 2-27. CTRL Register Field Descriptions (continued)
Type Reset
R/W 0h
R/W 0h
R/W 0h
R/W 0h
R/W 0h
R/W 0h
R/W 0h
R/W 0h
R/W 0h
Copyright © 2015, Texas Instruments Incorporated
Description
Enables CPI count event. Emits an event when CPICNT overflows
(every 256 cycles of multi-cycle instructions).
0: CPI counter events disabled.
1: CPI counter events enabled.
Enables Interrupt event tracing.
0: Interrupt event trace disabled.
1: Interrupt event trace enabled.
Software must not rely on the value of a reserved. Writing any other
value than the reset value may result in undefined behavior.
Enables PC Sampling event. A PC sample event is emitted when the
POSTCNT counter triggers it. See CYCTAP and POSTPRESET for
details. Enabling this bit overrides CYCEVTENA.
0: PC Sampling event disabled.
1: Sampling event enabled.
Selects a synchronization packet rate. CYCCNTENA and
CPU_ITM:TCR.SYNCENA must also be enabled for this feature.
Synchronization packets (if enabled) are generated on tap transitions
(0 to1 or 1 to 0).
0h = Disabled. No synchronization packets
1h = Tap at bit 24 of CYCCNT
2h = Tap at bit 26 of CYCCNT
3h = Tap at bit 28 of CYCCNT
Selects a tap on CYCCNT. These are spaced at bits [6] and [10].
When the selected bit in CYCCNT changes from 0 to 1 or 1 to 0, it
emits into the POSTCNT, post-scalar counter. That counter then
counts down. On a bit change when post-scalar is 0, it triggers an
event for PC sampling or cycle count event (see details in
CYCEVTENA).
0h = Selects bit [6] to tap
1h = Selects bit [10] to tap
Post-scalar counter for CYCTAP. When the selected tapped bit
changes from 0 to 1 or 1 to 0, the post scalar counter is down-
counted when not 0. If 0, it triggers an event for PCSAMPLEENA or
CYCEVTENA use. It also reloads with the value from
POSTPRESET.
Reload value for post-scalar counter POSTCNT. When 0, events are
triggered on each tap change (a power of 2). If this field has a non-0
value, it forms a count-down value, to be reloaded into POSTCNT
each time it reaches 0. For example, a value 1 in this register means
an event is formed every other tap change.
Enable CYCCNT, allowing it to increment and generate
synchronization and count events. If NOCYCCNT = 1, this bit reads
zero and ignore writes.
Cortex-M3 Processor Registers
53