Download Print this page

Peripheral Portids - Texas Instruments SimpleLink CC2620 Technical Reference Manual

Zigbee rf4ce wireless mcu simplelink cc13 series; simplelink cc26 series

Advertisement

Peripheral PORTIDs

11.9 Peripheral PORTIDs
Table 11-3
lists the different PORTID signals.
ID
Port Name
0
GPIO
1
AON_SCS
2
AON_SCK
3
AON_SDI
4
AON_SDO
5–6
7
AON_CLK32K
8
AUX_IO
9
MCU_SSI0_RX
10
MCU_SSI0_TX
11
MCU_SSI0_FSS
12
MCU_SSI0_CLK
13
MCU_I2C_MSSDA
14
MCU_I2C_MSSCL
15
MCU_UART0_RX
16
MCU_UART0_TX
17
MCU_UART0_CTS
18
MCU_UART0_RTS
19–22
23
MCU_GPTM_GPTM0
24
MCU_GPTM_GPTM1
25
MCU_GPTM_GPTM2
26
MCU_GPTM_GPTM3
11.10 I/O Pin
This section discusses specific physical details and configuration possibilities for the I/O pins on the
CC26xx and CC13xx devices.
11.10.1 Physical Pin
The digital I/O driver and receiver is a wide-supply voltage range, bidirectional buffer combining an output
buffer, an input buffer with optional hysteresis, and optional pullup and pulldown circuitry. The I/O has
limited power-management features, including support for wakeup from sleep with core power gated. The
sink and source capability of the pins are symmetrical, as shown in
overview of the analog pin stage. Pullup and pulldown resistances are given in the data sheet.
878
I/O Control
Table 11-3. CC26xx and CC13xx Chameleon Family PORTIDs
Port Description
Default GPIO usage
AON SPI-S SCS pin
AON SPI-S SCK pin
AON SPI-S SDI pin
AON SPI-S SDO pin
Reserved
AON 32-kHz clock pin
AUX I/O pin
SSI 0 Rx pin
SSI 0 Tx pin
SSI 0 FSS pin
SSI 0 CLK pin
I2C Data
I2C Clock
UART 0 Rx pin
UART 0 Tx pin
UART 0 CTS pin
UART 0 RTS pin
Reserved
GMTM timer pin GPTM0
GMTM timer pin GPTM2
GMTM timer pin GPTM3
GMTM timer pin GPTM4
Copyright © 2015, Texas Instruments Incorporated
ID
Port Name
27
MCU_GPTM_GPTM4
28
MCU_GPTM_GPTM5
29
MCU_GPTM_GPTM6
30
MCU_GPTM_GPTM7
31
32
MCU_CM3_SWV
33
MCU_SSI1_RX
34
MCU_SSI1_TX
35
MCU_SSI1_FSS
36
MCU_SSI1_CLK
37
MCU_I2S_AD0
38
MCU_I2S_AD1
39
MCU_I2S_WCLK
40
MCU_I2S_BCLK
41
MCU_I2S_MCLK
42–45
46
47
RFC_GPO0
48
RFC_GPO1
49
RFC_GPO2
50
RFC_GPO3
51–56
Figure
11-2, which gives a rough
SWCU117C – February 2015 – Revised September 2015
www.ti.com
Port Description
GMTM timer pin GPTM4
GMTM timer pin GPTM5
GMTM timer pin GPTM6
GMTM timer pin GPTM7
Reserved
CM3 SWV
SSI 1 Rx pin
SSI 1 Tx pin
SSI 1 FSS pin
SSI 1 CLK pin
I2S Data 0 pin
I2S Data 1 pin
I2S WCLK pin
I2S BCLK pin
I2S MCLK pin
Reserved
RF Core internal signal
RF Core internal signals
Submit Documentation Feedback

Hide quick links:

Advertisement

loading