Texas Instruments SimpleLink CC2620 Technical Reference Manual page 743

www.ti.com
9.2.1.24 SHDW_OSC_BIAS_LDO_TRIM Register (Offset = 138h) [reset = X]
SHDW_OSC_BIAS_LDO_TRIM is shown in
Shadow of EFUSE:OSC_BIAS_LDO_TRIM
31 30
RESERVED
R-X
23 22
TRIMMAG
R-X
15 14
VTRIM_DIG
7 6
Table 9-48. SHDW_OSC_BIAS_LDO_TRIM Register Field Descriptions
Bit Field
31-29 RESERVED
28-27 SET_RCOSC_HF_COAR
SE_RESISTOR
26-23 TRIMMAG
22-18 TRIMIREF
17-16 ITRIM_DIG_LDO
15-12 VTRIM_DIG
11-8 VTRIM_COARSE
7-0 RCOSCHF_CTRIM
SWCU117C – February 2015 – Revised September 2015
Submit Documentation Feedback
Figure 9-46
Figure 9-46. SHDW_OSC_BIAS_LDO_TRIM Register
29 28
SET_RCOSC_HF_COARSE_RE
21 20
TRIMIREF
R-X
13 12
R-X
5 4
RCOSCHF_CTRIM
Type Reset
R X
R X
R X
R X
R X
R X
R X
R X
Copyright © 2015, Texas Instruments Incorporated
and described in
27 26
SISTOR
R-X
19 18
11 10
VTRIM_COARSE
3 2
R-X
Description
Software must not rely on the value of a reserved. Writing any other
value than the reset value may result in undefined behavior.
Default value depends on eFuse value.
Shadow of
EFUSE:OSC_BIAS_LDO_TRIM.SET_RCOSC_HF_COARSE_RESI
STOR, ie in efuse row number 11
Default value depends on eFuse value.
Shadow of EFUSE:OSC_BIAS_LDO_TRIM.TRIMMAG, ie in efuse
row number 11
Default value depends on eFuse value.
Shadow of EFUSE:OSC_BIAS_LDO_TRIM.TRIMIREF, ie in efuse
row number 11
Default value depends on eFuse value.
Shadow of EFUSE:OSC_BIAS_LDO_TRIM.ITRIM_DIG_LDO, ie in
efuse row number 11
Default value depends on eFuse value.
Shadow of EFUSE:OSC_BIAS_LDO_TRIM.VTRIM_DIG, ie in efuse
row number 11
Default value depends on eFuse value.
Shadow of EFUSE:OSC_BIAS_LDO_TRIM.VTRIM_COARSE, ie in
efuse row number 11
Default value depends on eFuse value.
Shadow of EFUSE:OSC_BIAS_LDO_TRIM.RCOSCHF_CTRIM, ie in
efuse row number 11
Default value depends on eFuse value.
Factory Configuration (FCFG)
Table 9-48.
25 24
TRIMMAG
R-X
17 16
ITRIM_DIG_LDO
R-X
9 8
R-X
1 0
Device Configuration
743