Texas Instruments SimpleLink CC2620 Technical Reference Manual page 292

Interrupts and Events Registers
4.7.2.20 CPUIRQSEL19 Register (Offset = 4Ch) [reset = Ch]
CPUIRQSEL19 is shown in
Output Selection for CPU Interrupt 19
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
Bit Field
31-7 RESERVED
6-0 EV
292
Interrupts and Events
Figure 4-29 and described in
Figure 4-29. CPUIRQSEL19 Register
RESERVED
R-0h
Table 4-34. CPUIRQSEL19 Register Field Descriptions
Type Reset
R 0h
R Ch
Copyright © 2015, Texas Instruments Incorporated
Table 4-34.
9
Description
Software must not rely on the value of a reserved. Writing any other
value than the reset value may result in undefined behavior.
Read only selection value
Ch = GPT2A interrupt event, controlled by GPT2:TAMR
SWCU117C – February 2015 – Revised September 2015
www.ti.com
8 7 6 5 4 3 2 1
EV
R-Ch
Submit Documentation Feedback
0