Download Print this page

Vims Registers - Texas Instruments SimpleLink CC2620 Technical Reference Manual

Zigbee rf4ce wireless mcu simplelink cc13 series; simplelink cc26 series

Advertisement

VIMS Registers

7.8
VIMS Registers
7.8.1 FLASH Registers
Table 7-3
lists the memory-mapped registers for the FLASH. All register offset addresses not listed in
Table 7-3
must be considered as reserved locations and the register contents must not be modified.
Offset
Acronym
1Ch
STAT
24h
CFG
28h
SYSCODE_START
2Ch
FLASH_SIZE
3Ch
FWLOCK
40h
FWFLAG
1000h
EFUSE
1004h
EFUSEADDR
1008h
DATAUPPER
100Ch
DATALOWER
1010h
EFUSECFG
1014h
EFUSESTAT
1018h
ACC
101Ch
BOUNDARY
1020h
EFUSEFLAG
1024h
EFUSEKEY
1028h
EFUSERELEASE
102Ch
EFUSEPINS
1030h
EFUSECRA
1034h
EFUSEREAD
1038h
EFUSEPROGRAM
103Ch
EFUSEERROR
1040h
SINGLEBIT
1044h
TWOBIT
1048h
SELFTESTCYC
104Ch
SELFTESTSIGN
2000h
FRDCTL
2004h
FSPRD
2008h
FEDACCTL1
201Ch
FEDACSTAT
2030h
FBPROT
2034h
FBSE
2038h
FBBUSY
203Ch
FBAC
2040h
FBFALLBACK
2044h
FBPRDY
2048h
FPAC1
204Ch
FPAC2
2050h
FMAC
2054h
FMSTAT
2064h
FLOCK
2080h
FVREADCT
544
Versatile Instruction Memory System (VIMS)
Table 7-3. FLASH Registers
Register Name
FMC and Efuse Status
Configuration
Syscode Start Address Offset Configuration
Flash Size Configuration
Firmware Lock
Firmware Flags
E-Fuse instruction register
E-Fuse address register
E-Fuse data register - upper
E-fuse data register - lower
OCP standard system configuration register
System Status
Arbitrary Instruction count
Boundary test register to drive I/O
Efuse Key Loaded Flag
Efuse Key
Efuse Release
Efuse Pins
Efuse Column Repair Address
Efuse Read
Efuse Program
Efuse Error
Single-Bit Error Status
Two-Bit Error Status
Self-Test Cycles
Self-Test Signature
FMC Read Control
FMC Read Margin Control
FMC Error Correction Control 1
FMC Error Status
FMC Bank Protection
FMC Bank Sector Enable
FMC Bank Busy
FMC Bank Access Control
FMC Bank Fallback Power
FMC Bank/Pump Ready
FMC Pump Access Control 1
FMC Pump Access Control 2
FMC Module Access Control
FMC Module Status
FMC Flash Lock
FMC VREADCT Trim
Copyright © 2015, Texas Instruments Incorporated
SWCU117C – February 2015 – Revised September 2015
Submit Documentation Feedback
www.ti.com
Section
Section 7.8.1.1
Section 7.8.1.2
Section 7.8.1.3
Section 7.8.1.4
Section 7.8.1.5
Section 7.8.1.6
Section 7.8.1.7
Section 7.8.1.8
Section 7.8.1.9
Section 7.8.1.10
Section 7.8.1.11
Section 7.8.1.12
Section 7.8.1.13
Section 7.8.1.14
Section 7.8.1.15
Section 7.8.1.16
Section 7.8.1.17
Section 7.8.1.18
Section 7.8.1.19
Section 7.8.1.20
Section 7.8.1.21
Section 7.8.1.22
Section 7.8.1.23
Section 7.8.1.24
Section 7.8.1.25
Section 7.8.1.26
Section 7.8.1.27
Section 7.8.1.28
Section 7.8.1.29
Section 7.8.1.30
Section 7.8.1.31
Section 7.8.1.32
Section 7.8.1.33
Section 7.8.1.34
Section 7.8.1.35
Section 7.8.1.36
Section 7.8.1.37
Section 7.8.1.38
Section 7.8.1.39
Section 7.8.1.40
Section 7.8.1.41
Section 7.8.1.42

Hide quick links:

Advertisement

loading