Texas Instruments SimpleLink CC2620 Technical Reference Manual page 186

Cortex-M3 Processor Registers
2.7.4.43 ID_PFR1 Register (Offset = D44h) [reset = 200h]
ID_PFR1 is shown in
Processor Feature 1
31 30
23 22
15 14
RESERVED
7 6
Bit Field
31-12 RESERVED
11-8 MICROCONTROLLER_P
ROGRAMMERS_MODEL
7-0 RESERVED
186
Figure 2-113 and described in
Figure 2-113. ID_PFR1 Register
29 28
21 20
13 12
R-0h
5 4
Table 2-139. ID_PFR1 Register Field Descriptions
Type Reset
R 0h
R 2h
R 0h
Copyright © 2015, Texas Instruments Incorporated
Table 2-139.
27
RESERVED
R-0h
19
RESERVED
R-0h
11
MICROCONTROLLER_PROGRAMMERS_MODEL
3
RESERVED
R-0h
Description
Software must not rely on the value of a reserved. Writing any other
value than the reset value may result in undefined behavior.
Microcontroller programmer's model
0x0: Not supported
0x2: Two-stack support
Software must not rely on the value of a reserved. Writing any other
value than the reset value may result in undefined behavior.
SWCU117C – February 2015 – Revised September 2015
26 25
18 17
10 9
R-2h
2 1
Submit Documentation Feedback
www.ti.com
24
16
8
0