www.ti.com
Table 9-65. ANA2_TRIM Register Field Descriptions (continued)
Bit
Field
2-0
DCDC_HIGH_EN_SEL
SWCU117C – February 2015 – Revised September 2015
Submit Documentation Feedback
Type
Reset
Description
R
7h
Value will be written to ADI_3_REFSYS:DCDCCTL4.HIGH_EN_SEL
by boot FW while in safezone.
Copyright © 2015, Texas Instruments Incorporated
Factory Configuration (FCFG)
761
Device Configuration