Sram - Texas Instruments SimpleLink CC2620 Technical Reference Manual

www.ti.com
7.7

SRAM

The CC26xx and CC13xx devices provide a 20-kB single-cycle on-chip SRAM with full retention in all
power modes, except shutdown. Retention can be configured in 4-kB blocks to save power.
Because read-modify-write (RMW) operations are very time consuming, ARM has introduced bit-banding
technology in the Cortex-M3 processor. With a bit-band enabled processor, certain regions in the memory
map (SRAM and peripheral space) can use address aliases to access individual bits in one atomic
operation.
Data can also be transferred to and from the SRAM using the micro direct memory access controller
(μDMA). The Cortex M0 in the RF Core also has access to the system RAM.
SWCU117C – February 2015 – Revised September 2015
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Versatile Instruction Memory System (VIMS)
SRAM
543