Texas Instruments SimpleLink CC2620 Technical Reference Manual page 203

www.ti.com
2.7.4.58 DCRDR Register (Offset = DF8h) [reset = X]
DCRDR is shown in
Debug Core Register Data
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
Bit Field
31-0 DCRDR
SWCU117C – February 2015 – Revised September 2015
Submit Documentation Feedback
Figure 2-128 and described in
Figure 2-128. DCRDR Register
Table 2-154. DCRDR Register Field Descriptions
Type Reset
R/W X
Copyright © 2015, Texas Instruments Incorporated
Table 2-154.
DCRDR
R/W-X
Description
This register holds data for reading and writing registers to and from
the processor. This is the data value written to the register selected
by DCRSR. When the processor receives a request from DCRSR,
this register is read or written by the processor using a normal load-
store unit operation. If core register transfers are not being
performed, software-based debug monitors can use this register for
communication in non-halting debug. This enables flags and bits to
acknowledge state and indicate if commands have been accepted
to, replied to, or accepted and replied to.
Cortex-M3 Processor Registers
9 8 7 6 5 4 3 2 1 0
203