Texas Instruments SimpleLink CC2620 Technical Reference Manual page 791

www.ti.com
9.2.1.70 MISC_OTP_DATA_1 Register (Offset = 398h) [reset = E00403F8h]
MISC_OTP_DATA_1 is shown in
Misc OSC Control
31 30
RESERVED
R-7h
23 22
LP_BUF_ITRIM
R-0h
15 14
7 6
LPM_IBIAS_WAIT_CNT
Bit Field
31-29 RESERVED
28-27 PEAK_DET_ITRIM
26-24 HP_BUF_ITRIM
23-22 LP_BUF_ITRIM
21-20 DBLR_LOOP_FILTER_R
ESET_VOLTAGE
19-10 HPM_IBIAS_WAIT_CNT
9-4 LPM_IBIAS_WAIT_CNT
3-0 IDAC_STEP
SWCU117C – February 2015 – Revised September 2015
Submit Documentation Feedback
Figure 9-92
Figure 9-92. MISC_OTP_DATA_1 Register
29 28
PEAK_DET_ITRIM
21 20
DBLR_LOOP_FILTER_RESET_
VOLTAGE
R-0h
13 12
HPM_IBIAS_WAIT_CNT
R-100h
5 4
R-3Fh
Table 9-94. MISC_OTP_DATA_1 Register Field Descriptions
Type Reset
R 7h
R 0h
R 0h
R 0h
R 0h
R 100h
R 3Fh
R 8h
Copyright © 2015, Texas Instruments Incorporated
and described in Table 9-94.
27 26
R-0h
19 18
HPM_IBIAS_WAIT_CNT
11 10
3 2
Description
Software must not rely on the value of a reserved. Writing any other
value than the reset value may result in undefined behavior.
Trim value for DDI_0_OSC:XOSCHFCTL.PEAK_DET_ITRIM.
Trim value for DDI_0_OSC:XOSCHFCTL.HP_BUF_ITRIM.
Trim value for DDI_0_OSC:XOSCHFCTL.LP_BUF_ITRIM.
Trim value for
DDI_0_OSC:ADCDOUBLERNANOAMPCTL.DBLR_LOOP_FILTER_
RESET_VOLTAGE.
Trim value for DDI_0_OSC:RADCEXTCFG.HPM_IBIAS_WAIT_CNT.
Trim value for DDI_0_OSC:RADCEXTCFG.LPM_IBIAS_WAIT_CNT.
Trim value for DDI_0_OSC:RADCEXTCFG.IDAC_STEP.
Factory Configuration (FCFG)
25
HP_BUF_ITRIM
R-0h
17
R-100h
9
LPM_IBIAS_WAIT_CNT
R-3Fh
1
IDAC_STEP
R-8h
Device Configuration
24
16
8
0
791