Texas Instruments SimpleLink CC2620 Technical Reference Manual page 40

Cortex-M3 Core Registers
2.5.2.16 Program Counter (PC)
Address Offset
Physical Address
Description
The Program Counter (PC) is register R15, and it contains the current program address. On reset, the processor loads the PC with the
value of the reset vector, which is at address 0x0000 0004. Bit 0 of the reset vector is loaded into the THUMB bit of the EPSR register at
reset and must be 1. The PC register can be accessed in either privileged or unprivileged mode
Type
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
Bits Field Name
31–0 PC
2.5.2.17 Program Status Register (PSR)
Register
PSR
IEPSR
IAPSR
EAPSR
(1)
Reads of the EPSR bits directly using the MSR instruction return 0, and the processor ignores writes to these bits.
(2)
The processor ignores writes to the IPSR bits.
40
Table 2-18. Program Counter (PC)
R/W
Description
This field is the current program address.
Table 2-19. PSR Combinations
Type
(1) (2)
R/W
RO
R/W
R/W
Copyright © 2015, Texas Instruments Incorporated
Reset
Instance
9
PC
Combination
APSR, EPSR, and IPSR
EPSR and IPSR
APSR and IPSR
APSR and EPSR
SWCU117C – February 2015 – Revised September 2015
www.ti.com
–
8 7 6 5 4 3 2 1
Type Reset
R/W —
Submit Documentation Feedback
0