Texas Instruments SimpleLink CC2620 Technical Reference Manual page 485

www.ti.com
6.2.4.10 SECDMACLKGDS Register (Offset = 44h) [reset = 0h]
SECDMACLKGDS is shown in
TRNG, CRYPTO And UDMA Clock Gate For Deep Sleep Mode
31 30
23 22
15 14
7 6
Bit Field
31-9 RESERVED
8 DMA_CLK_EN
7-2 RESERVED
1 TRNG_CLK_EN
0 CRYPTO_CLK_EN
SWCU117C – February 2015 – Revised September 2015
Submit Documentation Feedback
Figure 6-49 and described in
Figure 6-49. SECDMACLKGDS Register
29 28
RESERVED
21 20
RESERVED
13 12
RESERVED
R-0h
5 4
RESERVED
R-0h
Table 6-54. SECDMACLKGDS Register Field Descriptions
Type Reset
R 0h
R/W 0h
R 0h
R/W 0h
R/W 0h
Copyright © 2015, Texas Instruments Incorporated
Table 6-54.
27 26
R-0h
19 18
R-0h
11 10
3 2
Description
Software must not rely on the value of a reserved. Writing any other
value than the reset value may result in undefined behavior.
0: Disable clock
1: Enable clock
For changes to take effect, CLKLOADCTL.LOAD needs to be written
Software must not rely on the value of a reserved. Writing any other
value than the reset value may result in undefined behavior.
0: Disable clock
1: Enable clock
For changes to take effect, CLKLOADCTL.LOAD needs to be written
0: Disable clock
1: Enable clock
For changes to take effect, CLKLOADCTL.LOAD needs to be written
Power, Reset, and Clock Management
PRCM Registers
25 24
17 16
9 8
DMA_CLK_EN
R/W-0h
1 0
TRNG_CLK_E CRYPTO_CLK
N _EN
R/W-0h R/W-0h
485